



SN65MLVD047

SLLS606A-MARCH 2004-REVISED JULY 2005

MULTIPOINT-LVDS QUAD DIFFERENTIAL LINE DRIVER

FEATURES

- Differential Line Drivers for 30-Ω to 55-Ω Loads and Data Rates⁽¹⁾ Up to 200 Mbps, Clock Frequencies up to 100 MHz
- Supports Multipoint Bus Architectures
- Operates from a Single 3.3-V Supply
- Characterized for Operation from –40°C to 85°C
- 16-Pin SOIC (JEDEC MS-012) and 16-Pin TSSOP (JEDEC MS-153) Packaging


APPLICATIONS

- Clock Distribution
- Backplane or Cabled Multipoint Data Transmission in Telecommunications, Automotive, Industrial, and Other Computer Systems
- Cellular Base Stations
- Central-Office and PBX Switching
- Bridges and Routers
- Low-Power High-Speed Short-Reach Alternative to TIA/EIA-485⁽¹⁾
- The data rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

DESCRIPTION

The SN65MLVD047 is a quadruple line driver. The output current of this device has been increased, in comparison to standard LVDS compliant devices, in order to support doubly terminated transmission lines and heavily loaded backplane bus applications. Backplane applications generally require impedance matching termination resistors at both ends of the bus. The effective impedance of a doubly terminated bus can be as low as 30 Ω due to the bus terminations, as well as the capacitive load of bus interface devices. SN65MLVD047 drivers allow for operation with loads as low as 30 Ω . The SN65MLVD047 devices allow for multiple drivers to be present on a single bus. Driver edge rate control is incorporated to support operation. The SN65MLVD047 provides 9-kV ESD protection on all bus pins.

LOGIC DIAGRAM (POSITIVE LOGIC)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NUMBER	PACKAGE MARKING	PACKAGE/CARRIER		
SN65MLVD047D	MLVD047	16-Pin SOIC/Tube		
SN65MLVD047DR	MLVD047	16-Pin SOIC/Tape and Reel		
SN65MLVD047PW	MLVD047	16-Pin TSSOP/Tube		
SN65MLVD047PWR	MLVD047	16-Pin TSSOP/Tape and Reel		

PACKAGE DISSIPATION RATINGS

PACKAGE	PCB JEDEC STANDARD	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^{\circ}C^{(1)}$	T _A = 85°C POWER RATING
D(16)	Low-K ⁽²⁾	898 mW	7.81 mW/°C	429 mW
D\A/(4.6)	Low-K ⁽²⁾	592 mW	5.15 mW/°C	283 mw
PW(16)	High-K ⁽³⁾	945 mW	8.22 mW/°C	452 mw

This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow. (1)

In accordance with the Low-K thermal metric definitions of EIA/JESD51-3. (2)

(3) In accordance with the High-K thermal metric definitions of EIA/JESD51-7.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

				UNITS		
V _{CC}	Supply voltage range ⁽²⁾			–0.5 V to 4 V		
VI	Input voltage range	A, EN, EN		–0.5 V to 4 V		
Vo	Output voltage range	Y, Z	Y, Z			
		Liuman Rady Madal (3)	Y and Z	±9 kV		
	Flastraatatia diasharaa	Human Body Model ⁽³⁾	All pins	±4 kV		
	Electrostatic discharge	Charged-Device Model ⁽⁴⁾	All pins	±1500 V		
		Machine Model ⁽⁵⁾	All pins	200 V		
TJ	Junction temperature		·	140°C		
P _D	Continuous power dissipati	See Dissipation Rating Table				

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values, except differential I/O bus voltages, are with respect to the circuit ground terminal. (2)

Tested in accordance with JEDEC Standard 22, Test Method A114-B. Tested in accordance with JEDEC Standard 22, Test Method C101-A. Tested in accordance with JEDEC Standard 22, Test Method A115-A. (3)

(4)

(5)

RECOMMENDED OPERATING CONDITIONS (see Figure 1)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
VIH	High-level input voltage	2		V_{CC}	V
VIL	Low-level input voltage	0		0.8	V
	Voltage at any bus terminal (separate or common mode) $V_{\rm Y}$ or $V_{\rm Z}$	-1.4		3.8	V
RL	Differential load resistance	30		55	Ω
1/t _{UI}	Signaling rate			200	Mbps
	Clock frequency			100	MHz
TJ	Junction temperature	-40		125	°C

THERMAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT	
		Low-K board ⁽¹⁾ , no airflow	D	128			
		Low-K board ⁽¹⁾ , no airflow		194.2			
θ_{JA}	θ_{JA} Junction-to-ambient thermal resistance	Low-K board ⁽¹⁾ , 150 LFM	PW	146.8		°C/W	
		Low-K board ⁽¹⁾ , 250 LFM	PVV	133.1			
		High-K board ⁽²⁾ , no airflow		121.6			
0	lunction to board thermal resistance	High-K board ⁽²⁾	D	51.1		°C/W	
θ_{JB}	Junction-to-board thermal resistance	nigh-k board	PW	85.3		°C/W	
0	lunction to appenthermal registeres		D	45.4		°C/W	
θ_{JC}	Junction-to-case thermal resistance			34.7		-0/00	
PD	Device power dissipation	EN = V _{CC} , \overline{EN} = GND, R _L = 50 Ω, Input 100 MHz duty cycle square wave to 1A:4A, T _A = 85°C	EN = V _{CC} , $\overline{\text{EN}}$ = GND, R _L = 50 Ω, Input 100 MHz 50 % duty cycle square wave to 1A:4A, T _A = 85°C				

(1) In accordance with the Low-K thermal metric difinitions of EIA/JESD51-3.

(2) In accordance with the High-K thermal metric difinitions of EIA/JESD51-7.

DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMET	ER	TEST CONDITIONS	TEST CONDITIONS MIN ⁽¹⁾ TYP ⁽²⁾ MAX					
	Driver enabled	EN = V_{CC} , \overline{EN} = GND, R_L = 50 Ω , All inputs = V_{CC} or GND		59	70	س ۸			
'CC	I _{CC} Supply current	Driver disabled	EN = GND, \overline{EN} = V _{CC} , R _L = No load, All inputs = V _{CC} or GND		2	4	mA		

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

(2) All typical values are at 25°C and with a 3.3-V supply voltage.

DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX	UNIT
LVTTL (E	N, <u>EN</u> , 1A:4A)					
I _{IH}	High-level input current	$V_{IH} = 2 V \text{ or } V_{CC}$	0		10	μA
I _{IL}	Low-level input current	V _{IL} = GND or 0.8 V	0		10	μA
Ci	Input capacitance	$V_{I} = 0.4 \sin(30E6\pi t) + 0.5 V^{(3)}$		5		pF
M-LVDS ((1Y/1Z:4Y/4Z)					
V _{YZ}	Differential output voltage magnitude		480		650	mV
$\Delta V_{YZ} $	Change in differential output voltage magnitude between logic states	See Figure 2	-50		50	mV
V _{OS(SS)}	Steady-state common-mode output voltage		0.8		1.2	V
$\Delta V_{OS(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV
V _{OS(PP)}	Peak-to-peak common-mode output voltage				150	mV
V _{Y(OC)}	Maximum steady-state open-circuit output volt- age	Coo Firme 7	0		2.4	V
V _{Z(OC)}	Maximum steady-state open-circuit output volt- age	See Figure 7	0		2.4	V
V _{P(H)}	Voltage overshoot, low-to-high level output			1.2	V_{SS}	V
V _{P(L)}	Voltage overshoot, high-to-low level output	See Figure 5	-0.2 V _{SS}			V
I _{OS}	Differential short-circuit output current magni- tude	See Figure 4			24	mA
I _{OZ}	High-impedance state output current	$-1.4 \text{ V} \le (\text{V}_{\text{Y}} \text{ or } \text{V}_{\text{Z}}) \le 3.8 \text{ V},$ Other output = 1.2 V	-15		10	μA
I _{O(OFF)}	Power-off output current	$\begin{array}{l} -1.4 \ V \leq (V_Y \ or \ V_Z) \leq 3.8 \ V, \\ Other \ output = 1.2 \ V, \ V_{CC} = 0 \ V \end{array}$	-10		10	μA
C_{Y} or C_{Z}	Output capacitance	V_{Y} or V_{Z} = 0.4 sin(30E6 π t) + 0.5 V, ⁽³⁾ Other input at 1.2 V, driver disabled		3		pF
C _{YZ}	Differential output capacitance	$V_{YZ} = 0.4 \sin(30E6\pi t) V$, ⁽³⁾ Driver disabled			2.5	pF
C _{Y/Z}	Output capacitance balance, (C _Y /C _Z)		0.99	1.01		

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

(2) All typical values are at 25°C and with a 3.3-V supply voltage.
(3) HP4194A impedance analyzer (or equivalent)

SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		1	1.5	2.4	ns
t _{PHL}	Propagation delay time, high-to-low-level output		1	1.5	2.4	ns
t _r	Differential output signal rise time		1		1.9	ns
t _f Differential output signal fall time		See Figure 5	1		1.9	ns
t _{sk(o)}	Output skew				100	ps
t _{sk(p)}	Pulse skew (t _{pHL} - t _{pLH})			22	100	ps
t _{sk(pp)}	Part-to-part skew ⁽²⁾				600	ps
t _{jit(per)}	Period jitter, rms (1 standard deviation) ⁽³⁾	All inputs 100 MHz clock input		0.2	1	ps
t _{jit(c-c)}	Cycle-to-cycle jitter ⁽³⁾	All inputs 100 MHz clock input		5	36	ps
t _{jit(pp)}	Peak-to-peak jitter ⁽³⁾⁽⁴⁾	All inputs 200 Mbps 2 ¹⁵ -1 PRBS input		46	158	ps
t _{PZH}	Enable time, high-impedance-to-high-level output				7	ns
t _{PZL}	Enable time, high-impedance-to-low-level output	See Figure 6			7	ns
t _{PHZ}	Disable time, high-level-to-high-impedance output				8	ns
t _{PLZ}	Disable time, low-level-to-high-impedance output	- See Figure 6			8	ns

(1) All typical values are at 25°C and with a 3.3-V supply voltage.

 $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. Stimulus jitter has been subtracted from the measurements. Peak-to-peak jitter includes jitter due to pulse skew $(t_{sk(p)})$. (2)

(3)

(4)

PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver Voltage and Current Definitions



NOTE: All resistors are 1% tolerance.

Figure 2. Differential Output Voltage Test Circuit



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse frequency = 500 kHz, duty cycle = $50 \pm 5\%$.
- B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.
- D. The measurement of $V_{OS(PP)}$ is made on test equipment with a –3 dB bandwidth of at least 1 GHz.

Figure 3. Test Circuit and Definitions for the Common-Mode Output Voltage






Figure 4. Short-Circuit Test Circuit

PARAMETER MEASUREMENT INFORMATION (continued)



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 500 kHz, duty cycle = $50 \pm 5\%$.
- B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.


Figure 5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 500 kHz, duty cycle = $50 \pm 5\%$.
- B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 6. Driver Enable and Disable Time Circuit and Definitions

PARAMETER MEASUREMENT INFORMATION (continued)









- A. All input pulses are supplied by an Agilent 8304A Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50 ±1% duty cycle clock input.
- D. Peak-to-peak jitter is measured using a 200 Mbps 2¹⁵- 1 PRBS input.

Figure 8. Driver Jitter Measurement Waveforms

DEVICE INFORMATION

PIN ASSIGNMENTS





DEVICE FUNCTION TABLE

	INPUTS ⁽¹⁾		OUTPUTS ⁽¹⁾			
D	EN	EN	Y	Z		
L	Н	L	L	Н		
Н	Н	L	н	L		
OPEN	Н	L	L	н		
Х	L or OPEN	Х	Z	Z		
Х	Х	H or OPEN	Z	Z		


(1) H = high level, L = low level, Z = high impedance, X = Don't Care


EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS


DRIVER INPUT AND POSITIVE DRIVER ENABLE

DRIVER OUTPUT

NEGATIVE DRIVER ENABLE











TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS (continued)





APPLICATION INFORMATION

Multipoint Configuration

The SN65MLVD047 is designed to allow multipoint communication on a shared bus.

Multipoint is a bus configuration with multiple drivers and receivers present. An example is shown in Figure 17. The figure shows transceivers interfacing to the bus, but a combination of drivers, receivers, and transceivers is also possible. Termination resistors need to be placed on each end of the bus, with the termination resistor value matched to the loaded bus impedance.




Figure 17. Multipoint Architecture

Multidrop Configuration

Multidrop configuration is similar to multipoint configuration, but only one driver is present on the bus. A multidrop system can be configured with the driver at one end of the bus, or in the middle of the bus. When a driver is located at one end, a single termination resistor is located at the far end, close to the last receiver on the bus. Alternatively, the driver can be located in the middle of the bus, to reduce the maximum flight time. With a centrally located driver, termination resistors are located at each end of the bus. In both cases the termination resistor value should be matched to the loaded bus impedance. Figure 18 shows examples of both cases.




Figure 18. Multidrop Architectures With Different Driver Locations


Unused Channel

The SN65MLVD047 is designed to allow multipoint communication on a standard bus. A 360-k Ω pull-down resistor is built in every LVTTL input. The unused driver inputs and outputs may be left floating.

Live Insertion/Glitch Free Power Up/Down

During a live insertion event or a power cycle the outputs of the SN65MLVD047 leave the high impedance state and possibly glitch the bus. Specifically when the V_{CC} applied to the device is between 1.3 and 2.0 VDC the output state (high or low) of the device reflects the input level at the corresponding A pin.

APPLICATION INFORMATION (continued)



voltage

The output state of the part during this voltage range is independent of the EN and EN pins.

In order to insure that data is not corrupted during a live insertion event or the power cycling of an individual node on a multipoint bus it is important to isolate the outputs of the device from the bus until the V_{CC} has reached at least 2.0 VDC. At this voltage level the device output state accurately reflects the logic conditions as defined in the Device Function Table.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65MLVD047D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047	Samples
SN65MLVD047DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047	Samples
SN65MLVD047PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047	Samples
SN65MLVD047PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047	Samples
SN65MLVD047PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

24-Aug-2018

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65MLVD047DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65MLVD047PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

24-Aug-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65MLVD047DR	SOIC	D	16	2500	367.0	367.0	38.0
SN65MLVD047PWR	TSSOP	PW	16	2000	367.0	367.0	38.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments: SN65MLVD047DRG4 SN65MLVD047DG4