MYC-Y7Z010/20 CPU Module

- 667MHz Xilinx XC7Z010/20 ARM Cortex-A9 Processor with Xilinx 7-series FPGA logic
- 512MB DDR3 SDRAM (2 x 256MB, 32-bit), 4GB eMMC, 16MB QSPI Flash
- On-board Gigabit Ethernet PHY
- 1.27mm pitch 180-pin Stamp Hole Expansion Interface
- Ready-to-Run Linux 4.14
- Supports -40 to +85 Celsius Extended Temperature Operation for Industrial Applications




Figure 1-1 MYC-Y7Z010/20 CPU Module

The MYC-Y7Z010/20 CPU Module is an industrial-grade System-on-Module (SoM) based on Xilinx Zynq-7000 family SoC available for either the XC7Z020 or XC7Z010 version. It has integrated the Zynq-7020 or Zynq-7010 device, 512MB DDR3 SDRAM, 4GB eMMC, 16MB quad SPI Flash, a Gigabit Ethernet PHY and external watchdog on board and provides 1.27mm 180-pin stamp-hole (Castellated-Hole) expansion interface to allow a large number of I/O signals for ARM peripherals and FPGA I/Os to be extended to your base board. The module is ready to run Linux and supports wide working temperature ranging from -40 to +85 Celsius which is ideal for industrial embedded applications.




Figure 1-2 MYC- Y7Z010/20 CPU Module



MYIR provides a development board MYD-Y7Z010/20 for evaluating the MYC-Y7Z010/20 CPU Module, which employs the MYC-Y7Z010/20 as the controller board by populating the CPU Module on its base board through 1.27mm pitch 180-pin stamp-hole (Castellated-Hole) interface. The base board has extended a rich set of peripheral interfaces including serial ports, USB Host port, three Gigabit Ethernet ports, CAN, TF card slot, JTAG, etc. One 2.54mm pitch 2 x 25-pin expansion header is on the base board to let more GPIOs available for further extension.




Figure 1-3 MYD-Y7Z010/20 Development Board

Hardware Specification

The Zynq®-7000 All Programmable SoC (AP SoC) family integrates the software programmability of an ARM®-based processor with the hardware programmability of an FPGA, enabling key analytics and hardware acceleration while integrating CPU, DSP, ASSP, and mixed signal functionality on a single device. Consisting of single-core Zynq-7000S and dual-core Zynq-7000 devices, the Zynq-7000 family is the best price to performance-per-watt, fully scalable SoC platform for your unique application requirements.

Zynq-7000S

Zynq-7000S devices feature a single-core ARM Cortex[™]-A9 processor mated with 28nm Artix®-7 based programmable logic, representing the lowest cost entry point to the scalable Zynq-7000 platform. It includes Zynq Z-7007S, Z-7012S and Z-7014S which target smaller embedded designs. Available with 6.25Gb/s transceivers and outfitted with commonly used hardened peripherals, the Zynq-7000S delivers cost-optimized system integration ideal for industrial IoT applications such as motor control and embedded vision.




Figure 1-4 Zyng Z-7000S SoC Device Block Diagram

Zynq-7000

Zynq-7000 devices are equipped with dual-core ARM Cortex-A9 processors integrated with 28nm Artix-7 or Kintex®-7 based programmable logic for excellent performance-per-watt and maximum design flexibility. With up to 6.6M logic cells and offered with transceivers ranging from 6.25Gb/s to 12.5Gb/s, Zynq-7000 devices enable highly differentiated designs for a wide range of embedded applications including multi-camera driver's assistance systems and 4K2K Ultra-HDTV.




Figure 1-5 Zynq Z-7000 SoC Device Block Diagram

Zynq®-7000 All Programmable SoC Family

			(Cost-Optimi	zed Device	s			Mid-Ran	ge Devices	
	Device Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100
	Part Number	XC7Z007S	XC7Z012S	XC7Z014S	XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100
Processor Core		Single-Core Dual-Core ARM ARM® Cortex™-A9 MPCore™ Cortex-A9 MPCore				Dual-Core ARM Cortex-A9 MPCore					
		Up to 766MHz Up to 866MHz Up to 1GHz ⁽¹⁾									
Pr	rocessor Extensions	NEON™ SIMD Engine and Single/Double Precision Floating Point Unit per processor									
	32KB Instruction, 32KB Data per processor										
	512KB										
	256KB										
External											
External Static											
	8 (4 dedicated to PL)										
	2x UART, 2x CAN 2.0B, 2x 12C, 2x SPI, 4x 32b GPIO										
Peripheral	s w/ built-in DMA(2)										
	Security ⁽³⁾	DCA Authoritisation of First Stage Boot Loader									
Programmable L (Primary Interfaces	2x AXI 32b Master, 2x AXI 32b Slave 4x AXI 64b/32b Memory AXI 64b ACP 16 Interrupts										
		Test - 1750 - 27 - 30	Artix-7	Artix-7	Artix-7	Artix-7	Artix-7	Kintex®-7	Kintex-7	Kintex-7	
7.5	Series PL Equivalent	Artix®-7									Kintex-
75	Series PL Equivalent Logic Cells	Artix®-7	55K	65K	28K	74K	85K	125K	275K	350K	Kintex-
	Logic Cells	23K	55K 34,400	65K 40,600	1000	The state of the s	85K 53,200			350K	444K
		23K 14,400		111111111111111111111111111111111111111	28K 17,600 35,200	74K 46,200 92,400	0.000	125K 78,600 157,200	275K 171,900 343,800		444K 277,400
	Logic Cells ok-Up Tables (LUTs)	23K 14,400	34,400	40,600	17,600	46,200	53,200	78,600	171,900	350K 218,600	444K 277,400 554,800
	Logic Cells ok-Up Tables (LUTs) Flip-Flops	23K 14,400 28,800	34,400 68,800	40,600 81,200	17,600 35,200	46,200 92,400	53,200 106,400	78,600 157,200	171,900 343,800	350K 218,600 437,200	444K 277,400 554,800 26.5Mb
	Logic Cells ok-Up Tables (LUTs) Flip-Flops Total Block RAM	23K 14,400 28,800 1.8Mb	34,400 68,800 2.5Mb	40,600 81,200 3.8Mb	17,600 35,200 2.1Mb	46,200 92,400 3.3Mb	53,200 106,400 4.9Mb	78,600 157,200 9.3Mb	171,900 343,800 17.6Mb	350K 218,600 437,200 19.1Mb	444K 277,400 554,800 26.5Mb (755)
	Logic Cells ok-Up Tables (LUTs) Flip-Flops Total Block RAM (# 36Kb Blocks) DSP Slices	23K 14,400 28,800 1.8Mb (50)	34,400 68,800 2.5Mb (72)	40,600 81,200 3.8Mb (107)	17,600 35,200 2.1Mb (60)	46,200 92,400 3.3Mb (95)	53,200 106,400 4.9Mb (140)	78,600 157,200 9.3Mb (265)	171,900 343,800 17.6Mb (500)	350K 218,600 437,200 19.1Mb (545)	444K 277,400 554,800 26.5Mb (755) 2,020
Loc	Logic Cells ok-Up Tables (LUTs) Flip-Flops Total Block RAM (# 36Kb Blocks) DSP Slices PCI Express®	23K 14,400 28,800 1.8Mb (50) 66	34,400 68,800 2.5Mb (72) 120	40,600 81,200 3.8Mb (107) 170	17,600 35,200 2.1Mb (60) 80	46,200 92,400 3.3Mb (95) 160 Gen2 x4	53,200 106,400 4.9Mb (140) 220	78,600 157,200 9.3Mb (265) 400	171,900 343,800 17.6Mb (500) 900 Gen2 x8	350K 218,600 437,200 19.1Mb (545) 900	444K 277,400 554,800 26.5Mb (755) 2,020
Loc	Logic Cells ok-Up Tables (LUTs) Flip-Flops Total Block RAM (# 36Kb Blocks) DSP Slices	23K 14,400 28,800 1.8Mb (50) 66	34,400 68,800 2.5Mb (72) 120 Gen2 x4	40,600 81,200 3.8Mb (107) 170	17,600 35,200 2.1Mb (60) 80 — 2x 12 bit,	46,200 92,400 3.3Mb (95) 160 Gen2 x4 , MSPS ADC	53,200 106,400 4.9Mb (140) 220 — s with up to	78,600 157,200 9.3Mb (265) 400 Gen2 x4 17 Differentia	171,900 343,800 17.6Mb (500) 900 Gen2 x8	350K 218,600 437,200 19.1Mb (545) 900 Gen2 x8	444K 277,400 554,800 26.5Mb (755) 2,020
Loc	Logic Cells ok-Up Tables (LUTs) Flip-Flops Total Block RAM (# 36Kb Blocks) DSP Slices PCI Express* tral (AMS) / XADC ⁽²⁾	23K 14,400 28,800 1.8Mb (50) 66	34,400 68,800 2.5Mb (72) 120 Gen2 x4	40,600 81,200 3.8Mb (107) 170	17,600 35,200 2.1Mb (60) 80 — 2x 12 bit,	46,200 92,400 3.3Mb (95) 160 Gen2 x4 , MSPS ADC	53,200 106,400 4.9Mb (140) 220 — s with up to	78,600 157,200 9.3Mb (265) 400 Gen2 x4 17 Differentia	171,900 343,800 17.6Mb (500) 900 Gen2 x8	350K 218,600 437,200 19.1Mb (545) 900 Gen2 x8	444K 277,400 554,800 26.5Mb (755) 2,020
Loc	Logic Cells ok-Up Tables (LUTs) Flip-Flops Total Block RAM (# 36Kb Blocks) DSP Slices PCI Express® tral (AMS) / XADC ⁽²⁾ Security ⁽³⁾	23K 14,400 28,800 1.8Mb (50) 66	34,400 68,800 2.5Mb (72) 120 Gen2 x4	40,600 81,200 3.8Mb (107) 170	17,600 35,200 2.1Mb (60) 80 — 2x 12 bit,	46,200 92,400 3.3Mb (95) 160 Gen2 x4 , MSPS ADC tion & Author	53,200 106,400 4.9Mb (140) 220 — s with up to	78,600 157,200 9.3Mb (265) 400 Gen2 x4 17 Differentia	171,900 343,800 17.6Mb (500) 900 Gen2 x8 al Inputs grammable Log	350K 218,600 437,200 19.1Mb (545) 900 Gen2 x8	277,400 554,800 26.5Mb (755) 2,020 Gen2 x8

Notes:

Figure 1-6 Zynq-7000 SoC Device Table

Mechanical Parameters

- ✓ Dimensions: 75mm x 50mm (10-layer PCB design)
- ✓ Power supply: 5V
- ✓ Working temp.: -40~85 Celsius (industrial grade)

SoC

- ✓ Xilinx XC7Z010-1CLG400I (Zynq-7010) / XC7Z020-2CLG400I (Zynq-7020) SoC
 - ARM® Cortex[™]-A9 MPCore processor
 - 667MHz dual-core processor (up to 866MHz, for XC7Z010 or XC7Z020)
 - Integrated Artix-7 class FPGA subsystem
 - with 85K logic cells, 53,200 LUTs, 220DSP slices (for XC7Z020)
 - with 28K logic cells, 17,600 LUTs, 80 DSP slices (for XC7Z010)
 - NEON™ & Single / Double Precision Floating Point for each processor
 - Supports a Variety of Static and Dynamic Memory Interfaces

Memory

- ✓ 512MB DDR3 SDRAM (256MB*2)
- ✓ 4GB eMMC
- ✓ 16MB QSPI Flash

^{1. 1} GHz processor frequency is available only for -3 speed grades for devices in flip-chip packages. See DS190, Zynq-7000 All Programmable SoC Overview for details

Z-7007S and Z-7010 in CLG225 have restrictions on PS peripherals, memory interfaces, and I/Os. Please refer to UG595, Zynq-7000 All Programmable SoC Technical Reference Manual for more detail.
 Security block is shared by the Processing System and the Programmable Louic

Peripherals and Signals Routed to Pins

MYC-Y7Z010/20 Pinouts Description

- ✓ 10/100/1000M Ethernet PHY (KSZ9031)
- ✓ External watchdog
- ✓ Three LEDs
 - One red LED for power indicator
 - One green LED for FPGA program done indicator
 - One green user LED for system indicator
- ✓ 1.27mm pitch 180-pin Stamp Hole Expansion Interface brings out below signals:
 - One Gigabit Ethernet
 - One USB
 - Two Serial ports
 - Two I2C
 - Two CAN BUS
 - Two SPI
 - * Serial ports, I2C, CAN and SPI signals in PS part can be implemented through PL pins via Emio.
 - Two ADC (16-channel ADC brought out through PL pins)
 - One SDIO

Function Block Diagram




Figure 1-7 MYC-Y7Z010/20 Function Block Diagram

Dimension Chart




Figure 1-8 Dimensions of MYC-Y7Z010/20

Software Features

The MYC-Y7Z010/20 CPU Module is capable of running Linux 4.14. MYIR provides software package in product disk along with the goods delivery. The software package features as below:

Item	Features	Description	Remark
Cross	gas (2.1	gcc version 6.2.1 20161114	
compiler	gcc 6.2.1	(Linaro GCC Snapshot 6.2-2016.11)	
Boot	BOOT.BIN	First boot program including FSBL, bitstream	Source code provided
program	u-boot	Secondary boot program	Source code provided
Linux Kernel Linux 4.14		Customized kernel for MYD-Y7Z010/20	Source code provided
	USB Host	USB Host driver	Source code provided
Drivers	Ethernet	Gigabit Ethernet driver	Source code provided
	MMC/SD/TF	MMC/SD/TF card driver	Source code provided
	CAN	CAN driver	Source code provided
	LCD Controller	XYLON LCD driver	Source code provided
	HDMI	HDMI (SII902X chip) driver	Source code provided
	Button	Button driver	Source code provided
	UART	UART driver	Source code provided
	LED	LED driver	Source code provided
	GPIO	GPIO driver	Source code provided
	QSPI	QSPI Flash W25Q128FW driver	Source code provided
	RTC	DS3231 RTC driver	Source code provided
	Resistive Touch	TSC2007 resistive touch screen driver	Source code provided
	Capacitive Touch	FT5X0X capacitive touch screen driver	Source code provided
	ADC	ADC driver	Source code provided
Eilo Creatour	Ramdisk	Ramdisk system image	
File System	Rootfs.tar	Tar file	

Table 1-1 Linux Software Package Features



Order Information

Item	Part No.	Packing List		
MYC-Y7Z010 CPU Module	MYC-Y7Z010-4E512D-667-I	➤ One MYC-Y7Z010 CPU Module		
M1C-17Z010 CF0 Module	MTC-1/2010-4E312D-00/-1	(for Zynq-7010)		
MYC-Y7Z020 CPU Module	MYC-Y7Z020-4E512D-766-I	➤ One MYC-Y7Z020 CPU Module		
M1C-17Z0Z0 CF0 Module	MTC-1/2020-4E312D-/00-1	(for Zynq-7020)		
		Packing list		
MYD-Y7Z010 Development Board	MYD-Y7Z010-4E512D-667-I	- One MYD-Y7Z010/20 Board		
		- One 1.5m cross Ethernet cable		
		- One DB9 converting cable		
		- One Power converting cable		
MYD-Y7Z020 Development Board	MYD-Y7Z020-4E512D-766-I	- One 12V/1.25A Power adapter		
•		- One product disk		
		(including user manual,		
		base board schematic in PDF format,		
		data sheet and software package)		
MY-CAM002U USB Camera Module	MY-CAM002U	Add-on Options:		
		➤ MYC-Y7Z010/20 CPU Module		
		➤ MY-CAM002U Camera Module		



MYIR Tech Limited

Room 04, 6th Floor, Building No.2, Fada Road, Yunli Smart Park, Bantian, Longgang District, Shenzhen, Guangdong, China 518129

E-mail: sales@myirtech.com Phone: +86-755-22984836 Fax: +86-755-25532724

Website: http://www.myirtech.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

MYIR:

MYC-Y7Z010-4E512D-667-I