

USB Type-C Analog Audio Switch with Protection

Function, Moisture detection and Audio Jack Detection

Features

- Power supply: 2.7 V to 5.5 V
- Version information:
 - DIO4485 default: DP_R~DP1; DN_L~DN1;
 SBU1~SBU1_H; SBU2~SBU2_H turn on
 - DIO4485B default: DP_R~DP1; DN_L~DN1 turn on
- USB 2.0 switch -3dB bandwidth: 1.05 GHz
- Audio switch:
 - Negative rail capability: -3.6 V to 3.6 V;
 - THD+N = -110 dB ,1V_{RMS}, f = 20 Hz~20 kHz, 32 Ω load;
 - -3dB bandwidth: 940 MHz
- UART switch -3dB bandwidth: 800 MHz
- High voltage protection:
 - +20 V DC tolerance on USB Type-C pins
 - ±25 V surge capable on USB Type-C pins
- Overvoltage protection: DP_R, DN_L, SBU1/SBU2/GSBU1/GSBU2 V_{TH} = 4.4 V (default), 4.4 V ~ 5.0 V configurable, 0.2V/step
- Support OMTP, CTIA and 3-pole audio jack pinout
- Built-in moisture detection function, including moisture resistor and moisture voltage mode. Support single-pin mode and multi-pin mode. Support polling mode, and polling time is I²C configurable.
- Support 1.2 V and 1.8 V I/O logic

Applications

- Mobile phone
- Tablets

Package Information

Part Number	Package	Body Size
DIO4485/B	WLCSP-25	2.24 mm × 2.28 mm

Description

The DIO4485 / DIO4485B is a high-performance USB Type-C analog switch for the use in portable multimedia devices, supporting analog audio headsets. The DIO4485 / DIO4485B can detect OMTP, CTIA, or 3-pole headsets and configure pinouts automatically. The DIO4485 / DIO4485B shares common Type-C pins to pass USB 2.0 signals and analog audio signals; the sideband uses wires and analog microphone signals. The DIO4485 / DIO4485B also supports high voltage and surge on SBUx pins and USB pins on the USB Type-C receptacle side.

The DIO4485 / DIO4485B supports the moisture detection for five pins, including CC_IN, DP_R, DN_L, SBU1 and SBU2. Moisture detection function can detect both moisture resistance and voltage. The detection mode includes single-pin mode and multi-pin mode. The multi-pin mode supports the detection polling, and the polling time can be configured through I²C.

Simplified Schematic





Ordering Information

Ordering Part No.	Top Marking	MSL	RoHS	T _A	Package		
DIO4485WL25	D4HE	1	Green	-40 to 85°C	WLCSP-25	Tape & Reel, 3000	
DIO4485BWL25	DH5B	1	Green	-40 to 85°C	WLCSP-25	Tape & Reel, 3000	

If you encounter any issue in the process of using the device, please contact our customer service at marketing@dioo.com or phone us at (+86)-21-62116882. If you have any improvement suggestions regarding the datasheet, we encourage you to contact our technical writing team at docs@dioo.com. Your feedback is invaluable for us to provide a better user experience.



List of Contents

1. Pin Assignment and Functions
2. Absolute Maximum Ratings
3. Recommended Operating Conditions
4. ESD Ratings
5. Electrical Characteristics
5.1. DC electrical characteristics4
5.2. AC electrical characteristics
5.3. Comparator electrical characteristics9
5.4. Capacitance9
5.5. I ² C specification
6. Block Diagram
7. Application Information
7.1. Overvoltage protection
7.2. Watchdog timer
7.3. Headset detection 12
7.4. MIC switch auto-off function
7.5. Audio jack detection and configuration12
7.6. I ² C interface
7.7. Moisture detection
8. Register Maps
8.1. I ² C slave address
8.2. Register definition
9. Physical Dimensions: WLCSP-25

List of Figures

Figure 1. Definition of timing for full-speed mode devices on the I ² C bus	10
Figure 2. I ² C write example	13
Figure 3. I ² C read example	13
Figure 4. Single-pin mode (with current source enabled)	14
Figure 5. Single-pin mode (with current source disabled)	14
Figure 6. Multi-pin mode (with current source enabled)	15
Figure 7. Multi-pin mode (with current source disabled)	15
Figure 8. Single-pin polling mode (with current source enabled)	16
Figure 9. Single-pin polling mode (with current source disabled)	16
Figure 10. Multi-pin polling mode (with current source enabled)	16
Figure 11. Multi-pin polling mode (with current source disabled)	17



1. Pin Assignment and Functions



WLCSP-25 (Top view)

Pin No.	Name	Description
A5	VCC	Power supply (2.7 to 5.5 V)
B5	GND	Chip ground
D5	DP_R	USB/Audio common pin
D4	DN_L	USB/Audio common pin
E5	DP1	USB data1 (differential +)
E4	DN1	USB data1 (differential –)
C5	R	Audio – right channel
C4	L	Audio – left channel
A3	SBU1	Sideband use wire 1
A2	SBU2	Sideband use wire 2
C1	MIC	Microphone signal
B2	AGND	Audio signal ground
B3	AGND	Audio signal ground
E2	SENSE	Audio ground reference output
		Open-drain comparator output, set as CMPOUT when 0x12h bit [4] = 1
C3	CMPOUT	Open-drain output, set as INT when 0x12h bit [4] = 0.
		I ² C interrupt output, active low (open-drain)
D2	CC_IN	Audio accessory attachment detection input
D1	GSBU1	Audio sense path 1 to headset jack GND
E1	GSBU2	Audio sense path 2 to headset jack GND



		Comparator input, set as COMPIN when 0x12h bit [4] = 1
C2	DET/	Open-drain output, set as DET when 0x12h bit [4] = 0.
02	CMPIN	DET is low when CC_IN > 1.5 V
		DET is high when CC_IN < 1.2 V
D3	SCL	I ² C clock
E3	SDA	I ² C data
B1	SBU2_H	Host side sideband use wire 2
A1	SBU1_H	Host side sideband use wire 1
A4	DP2	USB data2 (differential +)
B4	DN2	USB data2 (differential –)

2. Absolute Maximum Ratings

Exceeding the maximum ratings listed under Absolute Maximum Ratings when designing is likely to damage the device permanently. Do not design to the maximum limits because long-time exposure to them might impact the device's reliability. The ratings are obtained over an operating free-air temperature range unless otherwise specified.

Symbol	Paran	Min	Max	Unit	
Vcc	Supply voltage from V _{CC}		-0.5	6.5	V
V _{CC_IN}	V _{CC_IN} , to GND		-0.5	20	V
V _{sw_c}	V_{DP_R} to GND, V_{DN_L} to GND		-3.5	20	V
V _{SW_USB}	V_{DP1} to GND, V_{DN1} to GND		-0.5	6.5	V
V _{SW_} Audio	V_L to GND, V_R to GND		-3.6	6.5	V
Vsw_uart	V _{DP2} to GND, V _{DN2} to GND		-3.6	6.5	V
V _{V_SBUx/GSBUx}	V_{SBU1} to GND, V_{SBU2} to GND, V_{GSBU}	11 to GND, V _{GSBU2} to GND	-0.5	20	V
V _{VSBUx_H}	$V_{\text{SBU1}_{H}}$ to GND, $V_{\text{SBU2}_{H}}$ to GND	-0.5	6.5	V	
V _{I/O}	SENSE, MIC to GND		-0.5	6.5	V
VCNTRL	Control input voltage	ntrol input voltage SDA, SCL		6.5	V
V _{comparator}	Comparator input and output	DET/CMPIN, INT/CMPOUT	-0.5	6.5	V
I _{SW_Audio}	Switch I/O current, audio path		-250	250	mA
Isw_usb	Switch I/O current, USB path			100	mA
I _{sw_мic}	Switch I/O current, MIC to SBU1 or	SBU2		50	mA
I _{SW_SBUx}	Switch I/O current, SBUx to SBUx_	H		50	mA
I _{SW_SENSE}	Switch I/O current, SENSE to GSB	U1 or GSBU2		100	mA
I _{SW_AGND}	Switch I/O current, AGND to SBU1 or SBU2			500	mA
l _{ik}	DC input diode current		-50		mA
T _A	Absolute maximum operating temp	erature	-40	85	°C
T _{STG}	Storage temperature		-65	150	°C



3. Recommended Operating Conditions

Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. The ratings are obtained over an operating free-air temperature range unless otherwise specified.

Symbol	Parameter	Min	Тур	Мах	Unit
Vcc	Supply voltage	2.7		5.5	V
V _{SW_USB}	V_{DP} to GND, V_{DN} to GND, V_{DP_R} to GND, V_{DN_L} to GND	0		3.6	V
V _{SW_Audio}	V_{DP_R} to GND, V_{DN_L} to GND, V_{L} to GND, V_{R} to GND	-3.6		3.6	V
V _{VSBU_MIC}	V_{SBU1} to GND, V_{SBU2} to GND, V_{MIC} to GND	0		3.6	V
V _{VGSBU_SEN}	V_{GSBU1} to GND, V_{GSBU2} to GND, V_{SENSE} to GND	0		3.6	V
V _{VGSBU}	V_{SBU1} to GND, V_{SBU2} to GND, $V_{\text{SBU1}_{-}\text{H}}$ to GND, $V_{\text{SBU2}_{-}\text{H}}$ to GND	0		3.6	V
V _{CC_IN}	V _{CC_IN} to GND	0		5.5	V
VIH	Input voltage high	0.825		V _{CC}	V
VIL	Input voltage low			0.3	V
T _A	Ambient operating temperature	-40	25	85	°C

4. ESD Ratings

When a statically-charged person or object touches an electrostatic discharge sensitive device, the electrostatic charge might be drained through sensitive circuitry in the device. If the electrostatic discharge possesses sufficient energy, damage might occur to the device due to localized overheating.

Model	Metric	Value	Unit
Human-body model (HBM)	ANSI/ESDA/JEDEC JS-001	±5000	V
Charged device model (CDM)	ANSI/ESDA/JEDEC JS-002	±2000	V
Latch-up		200	mA



5. Electrical Characteristics

5.1. DC electrical characteristics

The values are obtained under these conditions unless otherwise specified: V_{CC} = 2.7 V to 5.5 V, V_{CC} = 3.3 V (Typ.), T_A = -40°C to 85°C, and T_A = 25°C (Typ.).

Symbol	Parameter	Conditions	Power	Min	Тур	Мах	Unit
		USB switches on, SBUx to SBUx_H switches on			65		μA
Icc	Supply current	Audio switches on, MIC switch on and Audio GND switch on	V _{CC} = 4.2 V		63		μA
Iccz	Standby current	04H'b7 = 0			4		μA
USB/Audio co	mmon pins: DP_R,	DN_L		1			
loz	Off leakage current of DP_R and DN_L	DN_L, DP_R = -3 V to 3.6 V	Vcc = 2.7 V to 5.5 V	-3		3	μA
Ioff	Power-off leakage current of DP_R and DN_L	DN_L, DP_R = 0 V to 3.6 V	Power off	-3		3	μΑ
Vov_trip ⁽¹⁾	Input OVP lockout	Rising edge, 0x12h bit [7:6] = 00		4.2	4.4	4.6	V
Vov_Hys ⁽¹⁾	Input OVP hysteresis		Vcc = 2.7 V to 5.5 V		0.24		V
Audio switch							
Ion	On leakage current of audio switch	DN_L, DP_R = −3 V to 3 V, DP, DN, R, L = Float	Vcc = 2.7 V to 5.5 V	-4		3	μA
loff	Power-off leakage current of L and R	L, R = 0 V to 3 V, DP_R, DN_L = Float	Power off	-1		1	μA
Ron	Switch on resistance	Isw = 100 mA, Vsw = -3 V to 3 V			1.2		Ω
Rshunt	Pull-down resistor on R/L pin when audio switch is off	L= R = 3 V	Vcc = 2.7 V to 5.5 V	6	10	14	kΩ
USB switch							
I _{ON}	On leakage current of USB switch	DN_L, DP_R = 0 V to 3.6 V, DP1, DN1, R, L = Float	V_{CC} = 2.7 V to 5.5 V	-3		3	μA



DIO4485/4485B Version 1.0, Jun 2024

loz	Off leakage current of DP and DN	DP_R to DP1, DN_L to DN1 = 0 V to 3.6 V		-3		3	μA
IOFF	Power-off leakage current of DP and DN	DP_R to DP1, DN_L to DN1 = 0 V to 3.6 V	Power off	-3		3	μA
R _{on_usb}	USB switch on resistance	I _{SW} = 8 mA, V _{SW} = 0.4 V	V_{CC} = 2.7 V to 5.5 V		4.6		Ω
UART switch							
l _{oz}	Off leakage current of DP and DN	DP_R to DP2, DN_L to DN2 = 0 V to 3.6 V		-3		3	μA
IOFF	Power-off leakage current of DP and DN	DP_R to DP2, DN_L to DN2 = 0 V to 3.6 V	Power off	-3		3	μA
R _{on_uart}	UART switch on resistance	I _{SW} = 3 mA, V _{SW} = 0.4 V	V_{CC} = 2.7 V to 5.5 V		10		Ω
I _{ON}	On leakage current UART switch	DN_L, DP_R = 0 V to 3.6 V, DP2, DN2, R, L = Float	$V_{\rm CC}$ = 2.7 V to 5.5 V		1.6		μA
SENSE-AGND	switch						
R _{ON}	SENSE switch on resistance	I _{OUT} = 100 mA, V _{SW} = 1.0 V	V_{CC} = 2.7 V to 5.5 V		8		Ω
SENSE switch	l		·				
Ion	SENSE path	GSBUx = 0 V to 1 V,	$V_{00} = 2.7 V \text{ to } 5.5 V$	2		2	μА
	leakage current	SENSE is floating		-2		2	
Ron	SENSE switch on resistance	lout = 100 mA, Vsw = 1.0 V	$V_{\rm CC}$ = 2.7 V to 5.5 V		330		mΩ
lorr	Power-off leakage current of SENSE	GSBUx to SENSE = 0 V to 1.0 V	Vec = 2.7.V to 5.5.V	-2		2	μA
IOFF	Power-off leakage current of GSBUx	GSBUx = 0 V to 3.6 V	V _{CC} = 2.7 V to 3.5 V	-3		3	μΑ
Vov_trip ⁽¹⁾	Input OVP lockout on GSBUx	Rising edge, 0x12h bit [7:6] = 00	V., = 2.7.V to 5.5.V	4.2	4.4	4.6	V
Vov_Hys ⁽¹⁾	Input OVP hysteresis of GSBUx		VCC - 2.7 V 10 5.5 V		0.24		V
SBUx pins		1	r				
loz	Off leakage current of SBUx	SBUx = 0 V to 3.6 V	V _{CC} = 2.7 V to 5.5 V	-3		3	μΑ



DIO4485/4485B Version 1.0, Jun 2024

	Power-off						
IOFF	leakage current	SBUx = 0 V to 3.6 V	Power off	-2		10	μA
		Pising odgo					
Vov_trip ⁽¹⁾		Rising edge, 0x12b bit $[7:6] = 00$		4.2	4.4	4.6	V
			V _{CC} = 2.7 V to 5.5 V				
Vov_Hys ⁽¹⁾	hysteresis				0.24		V
MIC switch		<u> </u>					
	On leakage						
Іол	current of	SBUx = 0 V to 3.6 V,		-3		3	μA
	MIC switch	MIC is floating	V_{CC} = 2.7 V to 5.5 V				
loz	Off leakage current of MIC	MIC = 0 V to 3.6 V		-1		1	μA
	Power-off						
IOFF	leakage current of MIC	MIC = 0 V to 3.6 V	Power off	-1		1	μA
	MIC switch on						0
RON	resistance	$V_{SW} = 3.6 V, I_{SW} = 30 mA$	$V_{CC} = 2.7 V \text{ to } 5.5 V$		3.1		Ω
SBUx_H switc	SBUx_H switch						
Ion	On leakage	SBUY = $0.1/$ to 3.6 $1/$	$V_{\rm CC}$ = 2.7 V to 5.5 V				
	current of	SBUX - 0 V to 3.0 V,		-3		3	μA
	SBUx_H switch						
loz	Off leakage of	SBUx_H = 0 V to 3.6 V		-1		1	μA
	Bower off						
loss	leakage current	SBUX $H = 0.1/$ to 3.6 V	Power off	_1		1	uА
	of SBUx_H			-1			P
Bau	SBUx_H switch	Vsw = 0 V to 3.6 V,			0.0		0
NUN	on resistance	I _{sw} = 30 mA	$v_{\rm CC} = 2.7 \text{v} \text{to} 5.5 \text{v}$		2.8		32
Audio ground	switch pin: AGND	to SBUx					
RON	AGND switch on	ISOURCE = 100 mA on SBUX	$V_{cc} = 2.7 V to 5.5 V$		66		mO
	resistance						
CC_IN pin							
V	Input low				12		V
▼ IH_L	threshold		_		1.2		v
V _{тн н}	Input high		$V_{cc} = 2.7 V \text{ to } 5.5 V$		1.5		v
• •••_•	threshold		_				-
l _{in}	Input leakage of	CC IN = 0 V to 5.5 V				1.0	μA
	CC_IN	_				_	
SDS, SCL pins	5			1		I	
Villion	Low-level input		$V_{cc} = 2.7 V \text{ to } 5.5 V$			0.3	v
	voltage						



VIHI2C	High-level input		0.825		V
	line and a summary of				
	Input current of				
I _{I2C}	SDA and SCL	SCL/SDA = 0 V to 3.6 V	-5	5	μA
	pins				
Marian	Low-level output	$l_{\rm m} = 2 \mathrm{m}$		0.2	V
V OLSDA	voltage	$I_{OL} = 2 IIIA$		0.5	
	Low-level output	V(= 0.2)/	10		m 4
IOLSDA	current	VOLSDA - U.Z V	10		

Note:

(1) The OVP voltage can be adjusted by bit [7:6] for 12h: 4.4 V, 4.6 V, 4.8 V, 5 V.

(2) Specificatons subject to change without notice.

5.2. AC electrical characteristics

The values are obtained under these conditions unless otherwise specified: V_{CC} = 2.7 V to 5.5 V, V_{CC} (Typ.) = 3.3 V, T_A = -40°C to 85°C, and T_A (Typ.) = 25°C.

Symbol	Parameter	Conditions	Power	Min	Тур	Max	Unit
Audio swite	ch						
	Audio switch turn-on delay	DP_R = DN_L = 1 V,			20		
[delay	time	R _L = 32 Ω	V - 2 2 V		20		μs
	Audio switch turn-on rising	DP_R = DN_L = 1 V,	$v_{\rm CC} = 3.3 v$		60		
Lrise	time	R _L = 32 Ω			60		μs
+	Audio quitch turn off time	DP_R = DN_L = 1 V,			2		
LOFF	Audio switch turn-on time	R _L = 32 Ω			2		μs
Y	Cross talk (adjacent)	f = 1 kHz, R_L = 50 Ω,			00		dB
		V _{SW} = 1 V _{RMS}			-90		uв
BW	−3 dB bandwidth	R _L = 50 Ω			940		MHz
	Off is slation	f = 1 kHz, R_L = 50 Ω,			110		JD
UIRR		C _L = 0 pF, V _{SW} = 1 V _{RMS}			-110		aв
		R _L = 600 Ω,	V _{cc} = 3.3 V				
		f = 20 Hz ~ 20 kHz,			-110		dB
		V_{SW} = 2 V_{RMS}					
	Total harmonic distortion +	R _L = 32 Ω,					
THD+N	noise performance with	f = 20 Hz ~ 20 kHz,			-110		dB
	A-weighting filter	V _{SW} = 1 V _{RMS}					
		R _L = 16 Ω,					
		f = 20 Hz ~ 20 kHz,			-108		dB
		V_{SW} = 0.5 V_{RMS}					
USB switch							
t (1)		DP_R = DN_L = 1.5 V,	V = 2 2 V		20		
t _{on} (''		R _L = 50 Ω	$v_{CC} = 3.3 V$		32		μs



DIO4485/4485B Version 1.0, Jun 2024

tore	USB switch turn-off time	DP_R = DN_L = 1.5 V,		2	us
		R _L = 50 Ω			μ0
BW	−3 dB bandwidth	R _L = 50 Ω		1.05	GHz
0.00	Off isolation between DP, DN	f = 1 kHz, R_L = 50 Ω,		-110	dB
	and common node pins	C_L = 0 pF, V_{SW} = 1 V_{RMS}		-110	ЧD
tourp	DP_R and DN_L pins OVP	$V_{ow} = 3.5 V to 5.5 V$		04	211
	response time	VSW - 0.0 V 10 0.0 V		U.	μο
UART switc	h				
BW	−3 dB bandwidth	R _L = 50 Ω	V _{CC} = 3.3 V	800	MHz
MIC / Audio	ground switch				
t _{delay_MIC}	MIC switch turn-on delay time	SBUx = 1 V, R _L = 50 Ω	V _{CC} = 3.3 V	70	
t _{rise_MIC}	MIC switch turn-on rising time			120	μs
		SBUx pulled to 0.5 V by			
t _{delay_AGND}	AGND switch turn-on time	16 Ω , AGND connect to		1.6	ms
		GND			
trian AOND	AGND switch turn-on rising			1	ms
UISE_AGND	time				
toff_mic	MIC switch turn-off time	SBUx = 2.5 V, R_L = 50 Ω		2	μs
t _{OFF_Audio}		SBUx: I _{SOURCE} = 10 mA,		50	
GND		clamp to 2.5 V		50	μο
BW	MIC switch bandwidth	R _L = 50 Ω		52	MHz
SBUx_H sw	itch				
t _{ON}	SBUx_H switch turn-on time	SBUx = 2.5 V, R _L = 50 Ω	V _{CC} = 3.3 V	45	μs
t _{OFF}	SBUx_H switch turn-off time			2	μs
BW	Bandwidth	R _L = 50 Ω		45	MHz
t _{OVP}	SBUx pins OVP response time	V _{SW} = 3.5 V to 5.5 V		0.4	μs

Note:

(1) The Turn-on timing can be adjusted by the I^2C register.

(2) Specifications subject to change without notice.



5.3. Comparator electrical characteristics

The values are obtained under these conditions unless otherwise specified: $T_A = 25^{\circ}C$, $V_{CC} = 2.7$ V to 5 V, $C_L = 15$ pF.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
Offset volta	age					
V _{REF}	Reference voltage	$T_A = 25^{\circ}C$ to $65^{\circ}C$	218.5	225	231.5	mV
V _{HYS}	Hysteresis			30	40	mV
dV _{OS} /dT	Input offset voltage drift	T _A = -40°C to 85°C			±70	μV/°C
Input volta	ge range					
V _{CM}	Common-mode voltage range	T _A = -40°C to 85°C	-0.1		V _{CC} + 0.1	V
Input bias	current ⁽¹⁾					
		T _A = 25°C		30	100	pА
IB		T _A = -40°C to 85°C			20	nA
los	Input offset current			8		pА
CLOAD	Capacitive load drive			60		pF
Output type	e	Open-drain				

Note:

(1) Guaranteed by design.

(2) Specifications subject to change without notice.

5.4. Capacitance

The values are obtained under these conditions unless otherwise specified: V_{CC} (Typ.) = 3.3 V, T_A = -40°C to 85°C, and T_A (Typ.) = 25°C.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
	On capacitance	f = 1 MHz = 100 mV/m = 100 mV/DC bias		8		ъĘ
CON_OSB/Audio(**	(common port)	1 - 1 with 2, 100 mV p _K -p _K , 100 mV DC bias		0		Ы
	Off capacitance	f = 1 MHz = 100 mV/m = 100 mV/DC bioc		6.5		ъĘ
COFF_USB/Audio (')	(common port)	$1 - 1 \text{ MHz}, 100 \text{ HV}_{PK-PK}, 100 \text{ HV} DC bias$		0.5		рг
	Off capacitance	f = 1 MHz 100 mV 100 mV/DC bios		2.6		
COFF_USB (1)	(non-common ports)	$1 - 1 \text{ MHz}, 100 \text{ HV}_{PK-PK}, 100 \text{ HV} DC bias$		2.0		рг
	On capacitance	f = 1 MHz = 100 mV/m = 100 mV/DC bioc		55		ηE
CON_SENSE_SW(')	(common ports)			55		рг
	Off capacitance	f = 1 MHz 100 mV 100 mV/DC bios		00		~F
COFF_SENSE_SWV''	(common ports)			00		рг
	On capacitance	f = 1 MHz = 100 mV/m = 100 mV/DC bioc		170		ьE
	(common ports)			170		μг



Note:

(1) Guaranteed by design.

(2) Specifications subject to change without notice.

5.5. I²C specification

The values are obtained under these conditions unless otherwise specified: $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{CC} = 3.3 \text{ V}$ (Typ.), $T_A = -40^{\circ}\text{C}$ to 85°C, and T_A (Typ.) = 25°C.

Symbol	Parameter	Min	Тур	Max	Unit
fsc∟	I ² C_SCL clock frequency			400	kHz
t _{hd; sta}	Hold time (repeated) START condition	0.6			μs
t _{LOW}	Low period of I ² C_SCL clock	1.3			μs
tніgн	High period of I ² C_SCL clock	0.6			μs
t _{su; sta}	Set-up time for repeated START condition	0.6			μs
t _{HD; DAT} ⁽¹⁾	Data hold time	0		0.9	μs
$t_{\text{SU; DAT}}$ ⁽²⁾	Data set-up time	100			ns
t _r (2)	Rising time of I ² C_SDA and I ² C_SCL signals	20 + 0.1 Cb		300	ns
t _f ⁽²⁾	Falling time of I ² C_SDA and I ² C_SCL signals	20 + 0.1 Cb		300	ns
t _{su; sto}	Set-up time for STOP condition	0.6			μs
tBUF	Bus-free time between STOP and START conditions	1.3			μs
t _{SP}	Pulse width of spikes that must be suppressed by the input filter	0		50	ns

Note:

(1) Guaranteed by characterization. Not production tested.

(2) A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement $t_{SU;DAT} \ge \pm 250$ ns must be met. This is automatically the case if the device does not stretch the LOW period of the I²C_SCL signal. If such a device does stretch the LOW period of the I²C_SCL signal, it must output the next data bit to the I²C_SDA line $t_{r_max} + t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the standard-mode I²C bus specification) before the I²C_SCL line is released.







6. Block Diagram



www.dioo.com



7. Application Information

Important notice: Validation and testing are the most reliable ways to confirm system functionality. The application information is not part of the specification and is for reference purposes only.

7.1. Overvoltage protection

The DIO4485/DIO4485B features an overvoltage protection (OVP) on receptacle side pins that turns off the internal signal routing path if the voltage exceeds the OVP threshold. If an OVP is occurred, flag register 0x02h and 0x03h will indicate which pin had the OVP event. OVP threshold voltage is configurable by 0x12h, bit [7:6].

7.2. Watchdog timer

The function of watchdog is to continuously monitor I²C communication. A timer will start as long as the watchdog is enabled. The watchdog receives either read or write command from the master to be reset with I²C communication.

In case there's no I²C communication detected after the timer counting down to zero, DIO4485/DIO4485B will control Register 0x04h, 0x05h and 0x12h bit[1] to their default value by transmitting an interrupt and reset switch setting and moisture detection enable/disable signals. Watchdog timer can be programmed through Register 0x20h.

7.3. Headset detection

The DIO4485/DIO4485B integrates headset unplug detection function by detecting the CC_IN voltage. The function will be active when device is enabled. Register 0x11h,bit [1:0] Output can indicate if CC_IN is low (CC_IN < 1.2 V) or high (CC_IN > 1.5 V).

	0x11h, bit [1]	0x11h, bit [0]
CC_IN < 1.2 V	0	1
CC_IN > 1.5 V	1	0

7.4. MIC switch auto-off function

The function is active during control bit 0x12h bit [2] = 1. When CC_IN is changed from low to high, and L, R, and AGND switches are on, the MIC switch will be off and receptacle side pin will be pulled to ground for 50 µs first. Then it shows high–Z status under MIC switch is set on status.

7.5. Audio jack detection and configuration

The function is active when control bit 0x12h bit [0] = 1. When the headset is inserted, the DIO4485 / DIO4485B can detect OMTP, CTIA or 3-pole headset and configurate pinout automatically. During detection and configuration, the R, L, Sense, MIC and Audio ground switches will be off. After detection and configuration, R, L, MIC, Sense and AGND switches will turn on according to detection results and timing control setting.



The DIO4485 / DIO4485B includes a full I²C slave controller. The I²C slave fully complies with the I²C specification version 2.1 requirements. This block is designed for fast mode, 400 kHz, signals. Examples of an I²C write and read sequence are shown in below figures respectively.





Note: Single-byte read is initiated by the master with P immediately following the first data byte.





Note: If the register is not specified, the master will begin reading from the current register. In this case only sequence showing in the red bracket is needed

7.7. Moisture detection

The DIO4485 / DIO4485B can detect moisture in type-C connector. When moisture detection is enabled, all the related channels will be closed. The voltage can be measured from the selected pin with current source enabled or disabled according to 0×13h bit [3]. Leakage between the selected pins and GND/VBUS can be detected by comparing the measured results with pre-set thresholds, and it will pull down 'INT', when moisture is found. The related channels will be recovered when the pin detection is completed.

An internal current source will be applied to the pin first during detection of the leakage between GND and pin CC_IN, DP_R, DN_L, SBU1 or SBU2. After getting the result reflecting the resistance from this pin to GND, the result will be stored to corresponding register.

The voltage from the pin without current source will be measured during detection of the leakage between VBUS and pin CC_IN, DP_R, DN_L, SBU1 or SBU2. For the leakage from VBUS and the voltage drop from this pin to ground, they will be detected by the measurement when the moisture detection is performed. The moisture detection has single-pin mode and multi-pin mode.

7.7.1. Single-pin mode

In single-pin mode, the moisture detection result would be stored separately in register $0 \times 14h$ (with current source enabled) or $0 \times 30h$ (with current source disabled).





Figure 4. Single-pin mode (with current source enabled)



Figure 5. Single-pin mode (with current source disabled)

7.7.2. Multi-pin mode

In multi-pin mode, if all pins are selected, the turn of moisture detecting sequence will be CC_IN, DP_R, DN_L, SBU1, SBU2. In case some pins are not selected, the detection will ignore the unselected pins and performed on the next selected pins. For example, if the pin CC_IN, DP_L are not selected, the moisture detection will be performed on DP_R first, then SBU1 and SBU2 in turn.

As soon as the detection starts, whether the setup of the current source or pin selection would be ignored. And all the related channels would be forced off during the whole round detection (from the 1st pin to the last pin). The related channels will be recovered after the detection for all pins are completed.

If moisture error is detected in some pins (result > $0 \times 32h$ for detection with current source disabled, or the result < $0 \times 15h$ with current source enabled), DIO4485 / 4485B will complete the whole round, and then stop moisture detection and indicate the flag of "Moisture detection completion".

0×31h bit [5] will select the blank time between two adjacent detections.

It's shown in figure 6, figure 7 as below.





Figure 6. Multi-pin mode (with current source enabled)



Figure 7. Multi-pin mode (with current source disabled)

7.7.3. Polling

With $0 \times 16h$ bit [1:0] = 1, DIO4485 / 4485B can also repeatedly perform moisture detection on its own. A list of scenarios with the combination set of $0 \times 16h$ bit [1:0] is shown as below.

In single-pin mode, when there's no moisture detected (result <= $0 \times 32h$ for detection with current source disabled, or result >= $0 \times 15h$ with current source enabled), the moisture detection will be restarted after a period set by $0 \times 16h$ bit [1:0].





Figure 8. Single-pin polling mode (with current source enabled)



Figure 9. Single-pin polling mode (with current source disabled)

In multi-pin mode, when the measured result is ok after one round detection for selected pins, a new round will be restart after the period set by Polling time.

In the polling period, any attempt of changing the setup of current source or selecting the pins will be noticed in preparation of the next new round.

During the detection, all the related channels will be closed as soon as the first pin detection starts and the channels will not be recover until the last pin detection finishes, which means this round detection is completed. To exit polling immediately, there are two situations: one situation is writing $0 \times 13h$ bit [7] = 1, the other one is an OVP event detected.









Figure 11. Multi-pin polling mode (with current source disabled)



8. Register Maps

ADDR	Register Name	Туре	Reset Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
00H	Device ID	R	0XF6	1	1	1	1	0	1	0	1
	OVP interrupt	5/2				OVP/	OVP/	ov	P/	OVP/	OVP/
02H	flag	R/C	0x00	Reserved	Reserved	DP_R	DN_L	SBU1,	SBU2	GSBU1	GSBU2
031	OV/P status	Б	0×00	Poson	Reserved [7:6]			P/	OVP/	OVP/	
030	OVF status	к 	0x00	Reserv	DP_R DN_L SBU1, SBU2 [3:2]				3U2 [3:2]	GSBU1	GSBU2
			4485:		SBU1 H	SBU2 H	DN L to	DP R to	Sense to	MIC to	AGND to
04H	Switch settings	R/W	0xF8	Device	to SBUx	to SBUx	DN or L	DP or R	GSBUx	SBUx	SBUx
	enable		4485B:	enable	switches	switches	switches	switches	switches	switches	switches
			0x98								
				USB2	SBU1_H	SBU2_H	DN_L to	DP_R to	Sense to	MIC to	AGND to
05H	Switch select	R/W	0x18	switch	switches	switches	DN1 or L	DP1 or R	GSBUx	SBUx	SBUx
				select			switches	switches	switches	switches	switches
06H	Switch status0	R	0x05	Rese	erved	Sense sw	itch status	DP_R swi	tch status	DN_L sw	itch status
				[7	[/ːb] [5:4] [3:2]				[1:0]	
			4485:	5							
07H	Switch status1	R	0X23	Rese	ervea	58	U2 SWITCH STA	tus	5	BU1 SWITCH ST	atus
			4485B:	[/	:0]		[5:3]			[2:0]	
	Audio switch		0x00								
08H	left channel	R/W	0x01			Audio	switch left c	hannel slow	control		
	turn-on control	10,00	0.01			Audio	Switch left c		control		
	Audio switch										
09Н	right channel	R/W	0x01			Audio	switch right o	channel slow	control		
	turn-on control						C C				
	MIC switch										
0AH	turn-on control	R/W	0x01				MIC switch	slow control			
0.011	Sense switch	DAA	004					h	.1		
UBH	turn-on control	R/W	UXU1				Sense switc	n slow contro	וכ		
	Audio ground										
осн	switch turn-on	R/W	0x01	Audio ground switch slow control							
	control										
	Timing delay										
	between R										
0DH	switch enable	R/W	0x00		Timing delay between R switch enable and switch on order control						
	and switch on										
	order										



OEH	Timing delay between MIC switch enable and switch on order	R/W	0x00		Timing delay between MIC switch enable and switch on order control							
0FH	Timing delay between Sense switch enable and switch on order	R/W	0x00		Timing de	lay between s	sense switc	h enable and	l switch on o	order control	I	
10H	Timing delay between Audio ground switch enable and switch on order	R/W	0x00	Tii	ming delay l	between aud	io ground sv	vitch enable	and switch	on order cor	ntrol	
11H	Audio accessory status	R	0x01			Reserve	ed [7:2]			CC_IN	Reserved	
12H	Function enable	R/W	0x00	OVP thresh configura	OVP threshold voltage source for Pin configuration [7:6] resistance and detection		Role of Pin C2 and C3	Slow turn on control enable	MIC auto break out control enable	Moisture detection enable	Audio jack detection and configurati -on enable	
13H	Detection control0	R/W	0x00	Moisture detection force off control		Reserved [6:4]	Current source for moisture detection	Select the p	bin for moisture	e detection in [2:0]	
14H	Single-pin mode resistor detection results	R	0×FF		Moisture de	etection resu	lt in single-p	in mode with	n current so	urce enabled	Ł	
15H	Moisture resistor detection threshold	R/W	0×16		Threshold moisture detection with current source enabled							
16H	Function control1	R/W	0x00		Reserved [7:3] Select moisture detection mode Set the time span between two moisture detections [1:0]						ime span vo moisture ons [1:0]	
17H	MIC detection status	R	0x01		Reserv	ved [7:4]		4 pole	4 pole	3 pole	No audio	



18H	System flag	R/C	0x00	Reserved [7:4]				Watchdog timeout	Audio jack detection & Configur -ation	Moisture detection error	Detection completion
19H	System mask	R/W	0×00	Reserved [7:4]				Watchdog timeout	Audio jack detection and configura -tion	Moisture detection error mask	Moisture detection completion mask
1CH	MIC detection threshold data0	R/W	0x20			MI	C detection	threshold da	nta0		
1DH	MIC detection threshold data1	R/W	0xFF			MI	C detection	threshold da	ata1		
1EH	I ² C reset	W/C	0x00			l	Reserved [7:1]			I ² C reset
1FH	Bias current setting	R/W	0x07		Reserved [7:3] Bias current se					current settin	g [2:0]
20H	Watchdog setting	R/W	0x03	Watchdog enable		Reserv	ed [6:3]		Wa	atchdog timer	[2:0]
21H	Timing delay setting	R/W	0x00		Timi	ng delay bet	ween L swite	ch enable ar	nd switch on	order	
30H	Detection data1	R	0x00		Moisture de	etection resu	lt in single-p	in mode with	n current sou	urce disable	d
31H	Detection control1	R/W	0x00	Reserv	ed [7:6]	Multi-pin mode moisture detection blank time	Select pin (CC_IN)	Select pin (DP_R)	Select pin (DN_L)	Select pin (SBU1)	Select pin (SBU2)
32Н	Moisture voltage detection threshold	R/W	0x00		Threshold for moisture detection with current source disabled						
33H	Multi-pin mode resistor detection result of CC_IN	R	0xFF	Moisture detection result in multi-pin mode with current source enabled							
34H	Multi-pin mode resistor detection result of DP_R	R	0xFF		Moisture detection result in multi-pin mode with current source enabled						



	Multi-pin mode			
2511	resistor			Maisture detection result in multipin made with surrent source enabled
350	detection result	ĸ	UXFF	Moisture detection result in multi-pin mode with current source enabled
	of DN_L			
	Multi-pin mode			
261	resistor	Б	OVEE	Maisture detection result in multipin made with surrent source enabled
300	detection result			
	of SBU1			
	Multi-pin mode			
2711	resistor	Б	OVEE	Maisture detection result in multipin made with surrent source enabled
3/П	detection result	ĸ	UXFF	Moisture detection result in multi-pin mode with current source enabled
	of SBU2			
	Multi-pin mode			
2011	voltage		0.00	Maioture detection result in multipin mode with current course dischlord
301	detection result	ĸ	0000	Moisture detection result in multi-pin mode with current source disabled
	of CC_IN			
	Multi-pin mode			
2011	voltage		0.00	Maioture detection result in multipin mode with current course dischlord
39H	detection result	ĸ	UXUU	Moisture detection result in multi-pin mode with current source disabled
	of DP_R			
	Multi-pin mode			
	voltage		000	
3A	detection result	ĸ	UXUU	Moisture detection result in multi-pin mode with current source disabled
	of DN_L			
	Multi-pin mode			
0.0	voltage		000	
38	detection result	ĸ	0x00	Moisture detection result in multi-pin mode with current source disabled
	of SBU1			
	Multi-pin mode			
20	voltage		0.00	Majoture detection result in multipin mode with current course disabled
30	detection result	K	UXUU	Moisture detection result in multi-pin mode with current source disabled
	of SBU2			



8.1. I²C slave address

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
1	0	0	0	0	1	0	R/W

8.2. Register definition

8.2.1. Device ID

Address: 00h

Reset Value: 8'b 1111_0110

Type: Read

Bits	Name	Size	Description
[7:6]	Vendor ID	2	Vendor ID
[5:3]	Version ID	3	Device version ID
[2:0]	Revision ID	3	Revision history ID

8.2.2. OVP interrupt flag

Address: 02h

Reset Value: 8'b 0000_0000

Type: Read Clear

Bits	Name	Size	Description
[7:6]	Reserved	2	Do not use
5		1	0: OVP event has not occurred
5	DF_K OVF	I	1: OVP event has occurred
4	DN_L OVP	1	0: OVP event has not occurred
4			1: OVP event has occurred
[2.0]	SBU1 SBU2 OVP	2	0: OVP event has not occurred
[3:2]			1: At least one of SBU1 or SBU2 OVP event has occurred
1	GSBU1 OVP	1	0: OVP event has not occurred
I			1: OVP event has occurred
0		4	0: OVP event has not occurred
0	GSBU2 OVP	1	1: OVP event has occurred

8.2.3. OVP status

Address: 03h

Reset Value: 8'b 0000_0000

Bits	Name	Size	Description
[7:6]	Reserved	2	Do not use
5	OVP on DP_R PIN	1	0: OVP event has not occurred
			1: OVP event has occurred
4	OVP on DN_L PIN	1	0: OVP event has not occurred
			1: OVP event has occurred



DIO4485/4485B Version 1.0, Jun 2024

[3:2]	SBU1 SBU2 OVP	2	0: OVP event has not occurred
			1: At least one of SBU1 or SBU2 OVP event has occurred
1	OVP on GSBU1 PIN	1	0: OVP event has not occurred
			1: OVP event has occurred
0	OVP on GSBU2 PIN	1	0: OVP event has not occurred
			1: OVP event has occurred

8.2.4. Switching setting enable

Address: 04h

Reset Value: DIO4485: 8' b 1111_1000

DIO4485B: 8'b 1001_1000

Type: Read/Write

Bits	Name	Size	Description
			1: Device enable.
7	Device enable	1	0: Device disable; L, R pull down by 10 $k\Omega$ and other switch nodes will
			be high-Z for positive input.
6	SBLI1 H to SBLIV switches	1	0: Switch disable; SBU1_H will be high-Z for positive input
0		I	1: Switch enable
E	SPI 12 H to SPI by owitaboo	1	0: Switch disable; SBU2_H will be high-Z for positive input
5		I	1: Switch enable
	DN_L to DN1/2 or L switches	1	0: Switch disable; DN_L, DN1/2 will be high-Z for positive input. L pull
4			down by 10 kΩ
			1: Switch enable
	DP_R to DP1/2 or R switches	1	0: Switch disable; DP_R, DP1/2 will be high-Z for positive input. R
3			pull down by 10 kΩ
			1: Switch enable
			0: Switch disable; Sense, GSBU1 and GSBU2 will be high-Z for
2	Sense to GSBUx switches	1	positive input
			1: Switch enable
1	MIC to SPL by awitabaa	1	0: Switch disable: MIC will be high-Z for positive input.
	MIC to SBUX switches	1	1: Switch enable
0	ACND to SPL Ix owitches	1	0: Switch disable: AGND will be high-Z for positive input.
U	AGIND to SBUX SWITCHES	I	1: Switch enable

8.2.5. Switch select

Address: 05h

Reset Value: 8'b 0001_1000

Type: Read/Write

Bits	Name	Size	Description
7	USB2 switch select	1	0: USB2 off. USB1 or Audio switch depend on 05h, bit [4:3] and 04h,bit [4:3] 1: DP/R~DP2, DN/L~DN2 switches ON, if 04h, bit [4:3] = '11' and 05h, bit [4:3] = '11'



DIO4485/4485B Version 1.0, Jun 2024

6	SBU1_H switches	1	0: SBU1_H to SBU1 switch ON
			1: SBU1_H to SBU2 switch ON
Б	SPU2 H switches	1	0: SBU2_H to SBU2 switch ON
5	SB02_H Switches	Ι	1: SBU2_H to SBU1 switch ON
1	DN L to DN1 or L switches	1	0: DN_L to L switch ON
4	DN_L TO DN T OF L SWITCHES	I	1: DN_L to DN1 switch ON
2	DP_R to DP1 or R switches	1	0: DP_R to R switch ON
5			1: DP_R to DP1 switch ON
2	Sense to GSBUx switches	1	0: Sense to GSBU1 switch ON
2			1: Sense to GSBU2 switch ON
1	MIC to SBUx switches	1	0: MIC to SBU2 switch ON
1			1: MIC to SBU1 switch ON
0	ACND to SPL Ix owitches	1	0: AGND to SBU1 switch ON
0	AGND to SBUX switches	1	1: AGND to SBU2 switch ON

Note: If want to change to USB2 mode, you must first write 0x05h = 0x98h, then write 0x04h = 0x98h

8.2.6. Switch status0

Address: 06h

Reset Value: 8'b 0000_0101

Bits	Name	Size	Description
[7:6]	Reserved	2	Do not use
			00: Sense switch is Open / Not Connected
[5:0]	Sanaa awitah atatua	2	01: Sense connected to GSBU1
[5.2]	Sense switch status	2	10: Sense connected to GSBU2
			11: Not valid
	DP_R switch status	2	00: DP_R Switch Open / Not Connected
[2,0]			01: DP_R connected to DP1
[3:2]			10: DP_R connected to R
			11: DP_R connected to DP2
		2	00: DN_L Switch Open / Not Connected
[4.0]			01: DN_L connected to DN1
	DIN_L SWITCH STATUS		10: DN_L connected to L
			11: DN_L connected to DN2



8.2.7. Switch status1

Address: 07h

Reset Value: DIO4485: 8' b 0010_0011

DIO4485B: 8' b 0000_0000

Type: Read

Bits	Name	Size	Description
[7:6]	Reserved	2	Do not use
			000: SBU2 switch is Open / Not Connected
			001: SBU2 connected to MIC
			010: SBU2 connected to AGND
[5:3]	SBU2 switch status	3	011: SBU2 connected to SBU1_H
			100: SBU2 connected to SBU2_H
			101: SBU2 connected both SBU1_H and SBU2_H
			110111: Do not use
			000: SBU1 switch is Open / Not Connected
	SBU1 switch status		001: SBU1 connected to MIC
			010: SBU1 connected to AGND
[2:0]		3	011: SBU1 connected to SBU1_H
			100: SBU1 connected to SBU2_H
			101: SBU1 connected both SBU1_H and SBU2_H
			110111: Do not use

8.2.8. Audio switch left channel slow turn-on

Address: 08h

Reset Value: 8'b 0000_0001

Type: Read/Write

Bits	Name	Size	Description
	Switch turn on rising time setting	8	11111111: 25600 μs
[7:0]			
			00000001: 200 μs
			00000000: 100 μs

8.2.9. Audio switch right channel slow turn-on

Address: 09h

Reset Value: 8'b 0000_0001

Type: Read/Write

Bits	Name	Size	Description
	Switch turn on rising time setting	8	11111111: 25600 μs
17:01			
[7.0]			00000001: 200 μs
			00000000: 100 μs



8.2.10. MIC switch slow turn-on

Address: 0Ah

Reset Value: 8'b 0000_0001

Type: Read/Write

Bits	Name	Size	Description
	Switch turn on rising time setting	8	11111111: 25700 μs
[7:0]			0000010: 350 μs
			0000001: 250 μs
			0000000: not valid

8.2.11. Sense switch slow turn-on

Address: 0Bh

Reset Value: 8'b 0000_0001

Type: Read/Write

Bits	Name	Size	Description
	Switch turn-on rising time setting	8	11111111: 25600 μs
[7:0]			
			00000001: 200 μs
			0000000: 100 μs

8.2.12. Audio ground switch slow turn-on

Address: 0Ch

Reset Value: 8'b 0000_0001

Type: Read/Write

Bits	Name	Size	Description
[7:0]	Switch turn-on rising time setting	8	11111111: 179000 μs
			00000001: 1400 μs
			00000000: 700 μs

8.2.13. Timing delay between R switch enable and switch on order

Address: 0Dh

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
	Delay timing setting	8	11111111: 102 ms
[7:0]			11111110: 101.6 ms
			00000001: 400 μs
			00000000: 0 µs



8.2.14. Timing delay between MIC switch enable and switch on order

Address: 0Eh

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
	Delay timing setting	8	11111111: 102 ms
[7:0]			11111110: 101.6 μs
			00000001: 400 μs
			00000000: 0 µs

8.2.15. Timing delay between sense switch enable and switch on order

Address: 0Fh

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
	Delay timing setting	8	11111111: 102 ms
[7:0]			11111110: 101.6 ms
			00000001: 400 µs
			00000000: 0 µs

8.2.16. Timing delay between audio ground switch enable and switch on order

Address: 10h

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
	Delay timing setting	8	11111111: 102 ms
			11111110: 101.6 ms
[7:0]			
			00000001: 400 μs
			00000000: 0 µs

8.2.17. Audio accessory status

Address: 11h

Reset Value: 8'b 0000_0001

Bits	Name	Size	Description
[7:2]	Reserved	6	Do not use
1	CC_IN	1	0: CC_IN < 1.2 V
			1: CC_IN > 1.5 V
0	Reserved	1	Do not use



8.2.18. Function enable

Address: 12h

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
			00: 4.4 V
[7:6]	OVP threshold voltage	2	01: 4.6 V
[7.0]	configuration	2	10: 4.8 V
			11: 5.0 V
	Current course for		If 0×13h bit [3] = 0.
5		1	0: 4.5 μΑ
			1: 0.9 μΑ
4	Dela of nin C2 and C2	1	0: Set C2 as DET and C3 as INT
4	Role of pin C2 and C3		1: Set C2 as COMPIN and C3 as COMPOUT
2	Slow turn on control	1	1: Enable
3	enable		0: Disable
	MIC auto break out	4	1: Enable
2	control enable	1	0: Disable
			1: Enable. It would return to '0' after the detection was finished.
1	Moisture detection	1	0: Disable
	enable		(This bit can be reset by POR, I ² C or WTD)
			1: Enable; will be changed to '0' after audio jack detection and
0	Audio jack detection and	1	configuration
	configuration enable		0: Disable

8.2.19. Detection control0

Address:13h

Reset Value:8'b 0000_0000

Type: R/W

Bits	Name	Size	Description
7	Moisture detection force	1	0: Moisture detection on and off control would follow 0×12h bit [1].
	off control	-	1: Moisture detection would be turned off forcibly.
[6:4]	Reserved	3	Do not use.
3	Current source for	1	0: Enable
	moisture detection		1: Disable
	Soloot the pip for		000: CC_IN
			001: DP_R
[2:0]	moisture detection in	з	010: DN_L
	single-pin mode	3	011: SBU1
	single-pin mode		100: SBU2
			101111: Reserved



8.2.20. Single-pin mode resistor detection results

Address: 14h

Reset Value: 11111111

Type: Read

Bits	Name	Size	Description
[7:0]	Moisture detection result in single-pin mode with current source enabled	8	0x00 ~ 0xFF: 2 kΩ * Bits, with 0×12h bit [5] = 0; 10 kΩ * Bits, with 0×12h bit [5] = 1.

8.2.21. Moisture resistor detection threshold

Address: 15h

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
	Threshold for moisture		DIO4485/4485B would issue 'Moisture detection error' once any contents
[7:0]	detection with current	8	from $0 \times 14h$ (in single pin mode) or $0 \times 33h \sim 0 \times 37h$ (in multi-pin mode) is
	source enabled.		lower than this threshold.

8.2.22. Function control1

Address: 16h

Reset Value: 8'b 0000_0001

Type: Read/Write

Bits	Name	Size	Description
[7:3]	Reserved	5	Do not use.
2	Select moisture	1	0: Single-pin mode, will perform moisture on single pin.
2	detection mode	I	1: Multi-pin mode, will perform moisture on multiple pins.
	Set the time span between two moisture detections	2	00: No polling.
			In single-pin mode, perform single detection for the
			selected pin (0×13h bit [2:0]).
[1.0]			In multi-pin mode, perform single detection for all
			selected pins (0×31h bit [4:0]).
			01: Polling with 100 ms time span
			10: Polling with 1s time span
			11: Polling with 10s time span

8.2.23. MIC detection status

Address: 17h

Reset Value: 8'b 0000_0001

Bits	Name	Size	Description
[7:4]	Reserved	4	Do not use



0	4 pole	1	1: 4 Pole SBU2 to MIC, SBU1 to audio ground
3			0: others
2	4 pole	1	1: 4 Pole SBU1 to MIC, SBU2 to audio ground
2			0: others
1	3 pole	1	1: 3 pole
1			0: others
0	No audio accessory	1	1: No audio accessory
			0: Audio accessory attached

8.2.24. System flag

Address: 18h

Reset Value: 8'b 0000_0000

Type: Read Clear

Bits	Name	Size	Description
[7:4]	Reserved	4	Do not use
3	Watchdog timeout	1	0: Watchdog timeout has not occurred
5		1	1: Watchdog timeout has occurred
2	Audio jack detection	1	0: Audio jack detection and configuration has not completed.
2	and configuration	I	1: Audio jack detection and configuration is completed.
	Moisture detection	1	0: Moisture occurs.
			For resistance detection, result(s) \geq TH0
1			For voltage detection, result(s) \leq TH1
	error	I	1: Moisture doesn't occur.
			For resistance detection, result(s) < TH0
			For voltage detection, result(s) > TH1
0	Moisture detection	1	0: Moisture detection has been not completed
	completion	1	1: Moisture detection is completed.

8.2.25. System mask

Address: 19h

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
[7:4]	Reserved	4	Do not use.
З	Watchdog timeout	1	0: "Watchdog timeout" bit is not masked.
0	mask		1: "Watchdog timeout" bit is masked.
2	Audio jack detection and configuration mask	1	0: "Audio jack detection and configuration" bit is not masked.1: "Audio jack detection and configuration" bit is masked.
1	Moisture detection error mask	1	0: "Moisture detection error" bit is not masked. 1: "Moisture detection error" bit is masked.
0	Moisture detection completion mask	1	0: "Moisture detection completion" bit is not masked.1: "Moisture detection completion" bit is masked.

30



8.2.26. MIC detection threshold data0

Address: 1Ch

Reset Value: 8'b 0010_0000

Type: Write

Bits	Name	Size	Description
[7:0]	MIC detection threshold data0	8	MIC detection threshold data0.

8.2.27. MIC detection threshold data1

Address: 1Dh

Reset Value: 8'b 1111_111

Type: Read/Write

Bits	Name	Size	Description
[7:0]	MIC detection	0	MIC detection threshold deta1
[7.0]	threshold data1	0	

8.2.28. I²C reset

Address: 1Eh

Reset Value: 8'b 0000_0000

Type: W/C

Bits	Name	Size	Description
[7:1]	Reserved	7	Reserved
0	I ² C reset	1	0: default
0			1: I ² C reset

8.2.29. Bias current setting

Address: 1Fh

Reset Value: 8'b 0000_0111

Type: Read/Write

Bits	Name	Size	Description
[7:3]	Reserved	4	Do not use
[2:0]	Bias current setting	4	Setting bias current for audio jack detection. 0000 ~ 1111: Bits × 100 μA

8.2.30. Watchdog setting

Address: 20h

Reset Value: 8'b 0000_0011

Type: Read/Write

Bits	Name	Size	Description
7	Watchdog enable	1	0: Watchdog disabled 1: Watchdog enabled
[6:3]	Reserved	4	Do not use



	Watchdog timer	3	000: 0.5 s
			001: 1 s
			010: 2 s
[0.0]			011: 5 s
[2:0]			100: 10 s
			101: 30 s
			110: 60 s
			111: 5 min

8.2.31. Timing delay between L switch enable and switch on order

Address: 21h

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
	Delay timing setting	8	11111111: 102 ms
			11111110: 101.6 ms
[7:0]			
			00000001: 400 µs
			00000000: 0 μs

8.2.32. Detection data1

Address: 30h

Reset Value: 8'b 0000_0000

Type: Read

Bits	Name	Size	Description
[7:0]	Detection data1	8	Moisture detection result in single-pin mode with current source disabled:
[,.0]			0x00 ~ 0xFF: Bits × 9 × 0.001 [Unit: V]

8.2.33. Detection control1

Address: 31h

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
[7:6]	Reserved	2	Do not use.
	Multi-pin mode		In multi-pin mode, set blank time between detections for different pins.
5	moisture detection	1	0: 10 ms
	blank time		1: 100 ms
			Select pin for moisture detection in multi-pin mode.
4	Select pin (CC_IN)	1	0: not selected
			1: selected



			Select pin for moisture detection in multi-pin mode.
3	Select pin (DP_R)	1	0: not selected
			1: selected
			Select pin for moisture detection in multi-pin mode.
2	Select pin (DN_L)	1	0: not selected
			1: selected
			Select pin for moisture detection in multi-pin mode.
1	Select pin (SBU1)	1	0: not selected
			1: selected
			Select pin for moisture detection in multi-pin mode.
0	Select pin (SBU2)	1	0: not selected
			1: selected

8.2.34. Moisture voltage detection threshold

Address: 32h

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
[7:0]	Threshold for moisture detection with current source disabled	8	Threshold for moisture detection with current source disabled. DIO4485/DIO4485B would issue "Moisture detection error" as soon as any contents from 0×30h (in single-pin mode) or 0×38h ~ 0×3Ch (in multi-pin mode) is higher than this threshold.

8.2.35. Multi-pin mode resistor detection result of CC_IN

Address: 33h

Reset Value: 8'b 1111_111

Type: Read

Bits	Name	Size	Description
	Moisture detection in		Moisture detection result in multi-pin mode with current source enabled:
[7:0]	multi-pin mode	8	$0x00 \sim 0xFF: 2 k\Omega * Bits$, with $0 \times 12h$ bit [5] = 0;
	(CC_IN)		10 kΩ * Bits,, with 0×12h bit [5] = 1.

8.2.36. Multi-pin mode resistor detection result of DP_R

Address: 34h

Reset Value: 8'b 1111_111

Bits	Name	Size	Description
	Moisture detection in		Moisture detection result in multi-pin mode with current source enabled:
[7:0]	multi-pin mode	8	0x00 ~ 0xFF: 2 kΩ * Bits, with 0×12h bit [5] = 0;
	(DP_R)		10 kΩ* Bits, with 0×12h bit [5] = 1.



8.2.37. Multi-pin mode resistor detection result of DN_L

Address: 35h

Reset Value: 8'b 1111_111

Type: Read

Bits	Name	Size	Description
	Moisture detection in		Moisture detection result in multi-pin mode with current source enabled:
[7:0]	multi-pin mode	8	$0x00 \sim 0xFF: 2 k\Omega * Bits$, with $0 \times 12h$ bit [5] = 0;
	(DN_L)		10 kΩ * Bits, with 0×12h bit [5] = 1.

8.2.38. Multi-pin mode resistor detection result of SBU1

Address: 36h

Reset Value: 8'b 1111_111

Type: Read

Bits	Name	Size	Description
	Moisture detection in		Moisture detection result in multi-pin mode with current source enabled:
[7:0]	multi-pin mode	8	$0x00 \sim 0xFF: 2 k\Omega * Bits$, with $0 \times 12h$ bit [5] = 0;
	(SBU1)		10 kΩ * Bits, with 0×12h bit [5] = 1.

8.2.39. Multi-pin mode resistor detection result of SBU2

Address: 37h

Reset Value: 8'b 1111_111

Type: Read

Bits	Name	Size	Description
	Moisture detection in		Moisture detection result in multi-pin mode with current source enabled:
[7:0]	multi-pin mode	8	$0x00 \sim 0xFF: 2 k\Omega * Bits$, with $0 \times 12h$ bit [5] = 0;
	(SBU2)		10 kΩ * Bits, with 0×12h bit [5] = 1.

8.2.40. Multi-pin mode voltage detection result of CC_IN

Address: 38h

Reset Value: 8'b 0000_0000

Bits	Name	Size	Description
[7:0]	Moisture detection in multi-pin mode (CC_IN)	8	Moisture detection result in multi-pin mode with current source disabled. 0x00 ~ 0xFF: Bits × 9 × 0.001 [unit: V]



8.2.41. Multi-pin mode voltage detection result of DP_R

Address: 39h

Reset Value: 8'b 0000_0000

Type: Read

Bits	Name	Size	Description
[7:0]	Moisture detection in multi-pin mode (DP_R)	8	Moisture detection result in multi-pin mode with current source disabled. 0x00 ~ 0xFF: Bits × 9 × 0.001 [unit: V]

8.2.42. Multi-pin mode voltage detection result of DN_L

Address: 3A

Reset Value: 8'b 0000_0000

Type: Read

Bits	Name	Size	Description
[7:0]	Moisture detection in multi-pin mode (DN_L)	8	Moisture detection result in multi-pin mode with current source disabled. 0x00 ~ 0xFF: Bits × 9 × 0.001 [unit: V]

8.2.43. Multi-pin mode voltage detection result of SBU1

Address: 3B

Reset Value: 8'b 0000_0000

Type: Read

Bits	Name	Size	Description
[7:0]	Moisture detection in multi-pin mode (SBU1)	8	Moisture detection result in multi-pin mode with current source disabled. 0x00 ~ 0xFF: Bits × 9 × 0.001 [unit: V]

8.2.44. Multi-pin mode voltage detection result of SBU2

Address: 3C

Reset Value: 8'b 0000_0000

Bits	Name	Size	Description	
[7:0]	Moisture detection in multi-pin mode (SBU2)	8	Moisture detection result in multi-pin mode with current source disabled. 0x00 ~ 0xFF: Bits × 9 × 0.001 [unit: V]	



9. Physical Dimensions: WLCSP-25



TOP VIEW (MARK SIDE)





Common Dimensions (Units of measure = Millimeter)						
Symbol	Min	Nom	Max			
A	0.541	0.586	0.631			
A1	0.190	0.210	0.230			
A2	0.351	0.376	0.401			
D	2.250	2.280	2.310			
D1	1.600 BSC					
E	2.210	2.240	2.270			
E1	1.600 BSC					
b	0.238	0.258	0.278			
е	0.400 BSC					
x1	0.320 REF					
x2	0.320 REF					
y1	0.340 REF					
y2	0.340 REF					



Disclaimer

This specification and information contained herein are provided on an "AS IS" basis and WITH ALL FAULTS. All product specifications, statements, information, and data (collectively, the "Information") in this datasheet or made available on the website of www.dioo.com are subject to change without notice. The customer is responsible for checking and verifying the extent to which the Information contained in this publication is applicable to his/her application. All Information given herein is believed to be accurate and reliable, but it is presented without guarantee, warranty, or responsibility of any kind, express or implied.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

DIOO:

DIO4485WL25 DIO4485BWL25