

Features

- Low R_{DS(ON)} for internal switches (top/bottom) 80 mΩ/40 mΩ, 3.0 A
- 4.5 ~ 24 V input voltage range
- High-efficiency synchronous mode
- Internal soft-start limits the inrush current
- Over-current protection
- Thermal shutdown
- Available in the TSOT23-6 package

Applications

- Portable navigation devices
- Set top boxes
- Portable TVs
- LCD TVs

Descriptions


The DIO6930 is a high-efficiency, high-frequency synchronous step-down DC-DC regulator IC capable of delivering up to 3 A output currents. The DIO6930 family operates over a wide input voltage range from 4.5 V to 24 V and integrates with the main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

The COT architecture with a pseudo-fixed switching frequency operation provides a fast transient response and eases loop stabilization. The DIO6930 operates in pulse skip mode, which maintains high efficiency during a light load operation.

Protection features include over-current protection and thermal shutdown.

The DIO6930 requires a minimal number of readily-available, standard, external components and is available in a space-saving TSOT23-6 package.

Function Block





Ordering Information

Part Number	Top Marking	RoHS	T _A	Package	
DIO6930TST6	30YW	Green	-40 to 85°C	TSOT23-6	Tape & Reel, 3000



Pin Assignments





Pin Definitions

Pin Name	Description
GND	Power ground.
SW	Inductor pin. Connect this pin to the switching node of inductor.
VIN	Power input.
FB	Output feedback pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 2) to program the output voltage: $V_{OUT} = 0.765 \times (1 + R1/R2)$. Add optional C2 (10 pF ~ 47 pF) to speed up the transient response.
EN	Enable control. Pull high to turn on. Do not float.
BS	Bootstrap. Connect a capacitor and a resistor between SW and BS pins to form a floating supply across the high-side switch driver. Recommend to use a 0.1 μ F BS capacitor.



Absolute Maximum Ratings

Stresses beyond those listed under the Absolute Maximum Rating table may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Rating	Unit	
Vs	Supply voltage (V+ – V-)	28	V	
	EN, SW voltage	V _{IN} + 0.3	V	
	FB voltage	6	V	
	BS voltage	SW + 6	V	
θ _{JA}	Junction-to-ambient thermal resistance	87.9	°C/W	
θ _{JC}	Junction-to-case thermal resistance	42.2		
T _{STG}	Storage temperature range	-65 to 150	°C	
TJ	Junction temperature range	150	°C	
T∟	Lead temperature range	260	°C	

Recommend Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating	Unit
Vs	Supply voltage	4.5 to 24	V
TJ	Junction temperature range	-40 to 125	°C
T _A	Ambient temperature range	-40 to 85	°C




Electrical Characteristics

 V_{IN} = 12 V, V_{OUT} = 1.2 V, L = 2.2 μ H, C_{OUT} = 47 μ F, T_A = 25°C, I_{OUT} = 1 A unless otherwise specified.


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V _{IN}	Input voltage range		4.5		24	V
Ι _Q	Quiescent current	I _{OUT} = 0, V _{FB} = V _{REF} × 105%		140		μA
Ishdn	Shutdown current	EN = 0		5	10	μA
V _{REF}	Feedback reference voltage		0.754	0.765	0.776	V
I _{FB}	FB input current	V _{FB} = 3.3 V	-50		50	nA
Rds(on)	Top FET RON			80		mΩ
R _{DS(ON)}	Bottom FET R _{ON}			40		mΩ
ILIM	Low side power FET current limit		3.0	4.0		А
V _{ENH}	EN rising threshold		1.5			V
V _{ENL}	EN falling threshold				0.4	V
V _{UVLO}	V _{IN} undervoltage unlock threshold, rising				4.45	V
f _{sw}	Switching frequency			500		kHz
	Min on time			40		ns
	Min off time			180		ns
t _{ss}	Soft-start time			1		ms
T _{SD}	Thermal shutdown temperature			148		°C
T _{HYS}	Thermal shutdown hysteresis			20		°C

Specifications subject to change without notice.









Application Information

dioo


The DIO6930 is a synchronous buck regulator IC that integrates the COT control, and top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra-low $R_{DS(ON)}$ power switches and proprietary COT control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

Because of the high integration in the DIO6930 IC, the application circuit based on this regulator IC is rather simple. Only input capacitor C_{IN} , output capacitor C_{OUT} , output inductor L, and feedback resistors (R1 and R2) need to be selected for the targeted applications specifications.

Feedback resistor dividers R1 and R2

Choose R1 and R2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R1 and R2. A value of between 10 k Ω and 1 M Ω is highly recommended for both resistors. If V_{out} is 3.3 V, and R1 = 40.2 k Ω is chosen, then R2 can be calculated to be 12 k Ω .

$$R_2 = \frac{0.765V}{V_{OUT} - 0.765V} \times R_1$$



Input capacitor C_{IN}

This ripple current through input capacitor is calculated as:

$$I_{CIN_RMS} = I_{OUT} \times \sqrt{D(1 - D)}$$

1

This formula has a maximum at $V_{IN} = 2V_{OUT}$ condition, where $I_{CIN_RMS} = I_{OUT}/2$. This simple worst-case condition is commonly used for DC/DC design.

To minimize the potential noise problem, place a typical X5R or a better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN} , and IN/GND pins. In this case, a 10 μ F, low ESR ceramic capacitor is recommended.

Output capacitor COUT

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best



performance, it is recommended to use X5R or a better grade ceramic capacitor greater than 22 μ F capacitance.

Output inductor L

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{OUT} \times (1 - V_{OUT} / V_{IN}, M_{AX})}{f_{SW} \times I_{OUT}, M_{AX} \times 40\%}$$

where f_{sw} is the switching frequency and $I_{OUT,MAX}$ is the maximum load current. The DIO6930 regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

 The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT,MIN} > I_{OUT,MAX} + \frac{V_{OUT} \times (1 - V_{OUT} / V_{IN}, M_{AX})}{2 \times f_{SW} \times L}$$
3


3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR < 50 mΩ to achieve a good overall efficiency.</p>

Layout Design:

The layout design of DIO6930 regulator is relatively simple. For the best efficiency and minimum noise problems, place the following components close to the IC: C_{IN} , L, R1 and R2.

- 1) Maximize the PCB copper area connected to the GND pin to achieve the best thermal and noise performance. If the board space allows, a ground plane is highly desirable.
- 2) C_{IN} must be close to IN and GND Pins. The loop area formed by C_{IN} and GND must be minimized.
- 3) The PCB copper area associated with SW pin must be minimized to avoid the potential noise problem.
- 4) The components R1 and R2, and the trace connected to the FB pin must NOT be adjacent to the SW net on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull-down 1 MΩ resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.







CONTACT US

Dioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as cell phones, handheld products, laptops, medical equipment, and so on. Dioo's product families include analog signal processing and amplifying, LED drivers, and charger ICs. Go to http://www.dioo.com for a complete list of Dioo product families.

For additional product information or full datasheet, please contact our sales department or representatives.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

DIOO:

DIO6930TST6