


Low Power Microprocessor Supervisory Circuits

Features

- Guaranteed reset valid at V_{cc}=1.15V
- Reset threshold can be from 2.6V to 5.0V with 0.1V step
- Low operating current: 52uA@5V
- Reset pulse width:200ms
- Independent watchdog timer, 1.6s timeout
- Voltage monitor for power fail or low battery warning
- Pin-to-Pin compatible with industry standard
- Available in Package of SOIC-8

Typical Application



Description

DIO706 series is a family of microprocessor (uP) supervisory circuit that monitors microprocessor's supply voltage and battery voltage. The series integrates uP reset circuit with 200ms delay; Watchdog, manual reset circuit and a power fail comparator with 1.22V threshold. These devices reduce system complexity, hence improve system reliability.

DIO706 series has several functional options. Each device generates a reset signal when V_{cc} is lower than reset threshold. In addition, DIO706 have a watchdog timer whose timeout period is 1.6s. DIO706 provide active low reset.

DIO706 series is ideal for applications in automotive systems, computers, controllers and intelligent instruments. All devices are available in SOIC-8 package.

Applications

- Computers
- Controllers
- Intelligent instruments
- Automotive systems

Ordering Information

Order Part Number	Top Marking	Green	T _A	F	Package
DIO706XCS8	DIO706X	Yes	-40 to 85°C	SOIC-8	Tape & Reel, 2500
Ordering Code = P	art No. + Packade (Code:	•	•	•

Ordering Code = Part<u>No. + Package Code;</u>

CS: Stands for SOIC-8

-X: Refer to Device Function Reference Table as Below



Device Function Reference Table

Part No.	Reset Threshold	Reset Active Low or High	Watchdog Function
DIO706S	2.93V	Low	Yes
DIO706R	2.63V	Low	Yes

Pin Assignments




Figure 1 Pin Assignment

Pin Description

N	ame	Function
1	MR	Manual reset input. When voltage at MR is pulled low, a reset pulse will be triggered. The active low input has a pull up current. It can be driven by TTL or CMOS logic as well as shorted to GND with a switch
2	V _{cc}	Positive supply input
3	GND	Negative supply input
4	PFI	Power fail monitor input. When the voltage at PFI is below than 1.22V, \overrightarrow{PFO} goes low, Connect PFI to GND or V _{cc} when not used.
5	PFO	Power fail monitor output. When the voltage at PFI is less than 1.22V, PFO goes low; otherwise PFO goes high.
6	WDI	Watch-dog input. If WDI remains high or low for 1.6s, the on chip watchdog timer runs out and WDO goes low. Floating WDI or connecting WDI to high impedance three state buffer disables watchdog function. The watchdog timer clears whenever RESET is asserted, or WDI is three stated, or WDI sees a rising or falling edge.
7	RESET	Active low reset output. \overline{RESET} stays in low if V_{CC} is lower than reset threshold; it remains in low for 200ms after V_{CC} becomes higher than reset threshold or \overline{MR} goes from low to high.
8	WDO	Watchdog output. \overline{WDO} goes low if watchdog timer finishes its 1.6s count, and will not go high again until the watchdog timer is cleared. Whenever V _{CC} is below reset threshold, \overline{WDO} stays low, and as soon as V _{CC} rises above reset threshold, \overline{WDO} goes high without delay.
L		



Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maxim rating conditions for extended periods may affect device reliability.

Para	meter		Rating	Unit	
Terminal Voltage(With respect to G		V _{cc}	-0.3 to 6.0	V	
Terminar voltage(with respect to G	(טאת)	Other Inputs	-0.3 to 6.0	v	
		V _{cc}	20	mA	
Terminal Current		GND	20	mA	
		All Input Pins	20	mA	
		All Output Pins	20	mA	
Power Dissipation(SOIC8)			190	°C/W	
Maximum Junction Temperature	P		150	°C	
Operating Temperature/T _A			-40 to 85	°C	
Storage Temperature/T _{STO}			-65 to 150	°C	
Lead Temperature Rating			300	°C	
ESD Rating	НВМ		2	KV	

Electrical Characteristics

Typical value: $T_A = 25^{\circ}C$, $V_{CC}=5V$, unless otherwise specified.

Symbol	Parameters	Conditions	Min	Тур	Max	Unit
V _{CC}	Operating Voltage Range		1.15		5.5	V
Ivcc	Supply Current			52	105	uA
N/	Reset Threshold	DIO706S	2.85	2.93	3.0	V
V _{RES}	Reset Threshold	DIO706R	2.55	2.63	2.70	v
H _{VRES}	Reset Threshold Hysteresis			$0.01V_{\text{RES}}$		V
t _{RES}	Reset Pulse Width		140	200	280	ms
V _{OH1}		I _{SOURCE} =800uA	V _{CC} -1.2			V
V _{OH1}	RESET or RESET	I _{SOURCE} =8uA, V _{CC} =1.2V	1.0			V
V _{OL1}	Output Voltage	I _{SINK} =3.2mA			0.3	V
V OL1		I_{SINK} =150uA, V _{CC} =1.2V			0.3	V




			7700				
t _{WD}	Watchdog timeout period			1	1.6	2.25	s
		V _{CC} =5V	V _{CC} =5V				
t _{WP}	WDI Pulse Widht	V _{cc} <4.5V		120			ns
		Low				0.16V _{cc}	
	WDI Input Threshold		V _{CC} =5V	3.5			V
		High	V _{CC} <4.5V	0.75V _{CC}			
	WDI Pull up Resistance	V _{CC} >V _{RES}		125	250	500	10
	WDI Pull down Resistance	V _{CC} >V _{RES}		88	175	350	kΩ
V _{OH1}		I _{SOURCE} =800u	A	V _{cc} -1.2			Ň
V _{OL2}	WDO Output Voltage	I _{SINK} =3.2mA				0.3	V
		MR=0V, V _{CC} =	=5V	100	250	600	
	MR Pull up Current	MR=0V, V _{CC} =4V		60	152	360	uA
		MR=0V, V _{CC} =3V		32	75	180	
		MR=0V, V _{CC} =2.5V		20	44	105	
	_	V _{CC} =5V		150			
	MR Pulse Width	V _{cc} <4.5V		500			ns
			Low			0.8	
	MR Input Threshold	V _{CC} =5V	High	2.0			N
	With input threshold		Low			0.16V _{CC}	V
		V _{CC} <4.5V	High	0.65V _{CC}			
+		V _{CC} =5V	V _{cc} =5V			250	ns
t _{MD}	MR's Delay to RESET	V _{cc} <4.5V	V _{CC} <4.5V			750	
V _{PFI}	PFI Input Threshold				1.22	1.256	V
I _{PFI}	PFI Input Current				0		nA
V _{OH3}		I _{SOURCE} =800u	A	V _{CC} -1.2			V
V _{OL3}	PFO Output Voltage	I _{SINK} =3.2mA				0.3	V
·							

Specifications subject to change without notice.



Block Diagram









Typical Operating Characteristics


All typical value are at V+=5V, $T_A = 25^{\circ}C$, unless otherwise specified.

DIO706 Operating Current Vs. Operating Voltage




DIO706 Operating Current Vs. Temperature





Power-fail Comparator Assertion Response Time

Power-fail Comparator De-assertion Response Time





Application Information

DIO706 series is a microprocessor supervisory circuit that monitors the power supply to digital circuits such as microprocessor, controller and memory. These devices assert reset during power up, power down or brownout condition to prevent code execution errors.

RESET Output

On power up, once V_{CC} reaches 1.15V, DIO706 output a reset signal. As V_{CC} increases, the reset signal stays valid; When V_{CC} rises above reset threshold, an internal timer releases RESET after 200ms. RESET becomes valid once V_{CC} dips below reset threshold during power down or in brownout condition. If brownout occurs in the middle of a previously initiated reset pulse, the pulse will continue for at least another 200ms. On power down, once V_{CC} falls below reset threshold, RESET stays valid and is guaranteed in the correct logic state until V_{CC} drops below 1.15V for the whole temperature range. Please refer to Figure 4. DIO706 series provide active low

RESET signal;

Watchdog Timer

DIO706 series have an independent watchdog timer that can monitor uP's activity. If uP does not toggle the watchdog input (WDI) within 1.6s and WDI is not three-stated, \overline{WDO} goes low. As long as \overline{RESET} is asserted, or WDI is three-stated, or WDI is left floating, the watchdog timer stays cleared and will not count, in this case \overline{WDO} is in high state. When V_{CC} stays below reset threshold, \overline{WDO} goes low whether or not the watchdog timer has timed out yet. Please refer to figure 3.

Manual Reset

Manual reset input allows reset signal to be triggered by push button or switch. The push button or switch is

effectively denounced by 140ms minimum reset pulse width. MR is TTL/CMOS logic compatible. MR can be


used to force a watchdog timeout to generate a reset pulse in DIO706 by connecting WDO to MR. Please refer

to Figure 4.

Power fail Comparator


The power fail comparator can be used for various purpose because its output and non-inverting input are not internally connected. The inverting input is internally connected to a 1.22V reference voltage.





Note : RESET is triggered by MR







Ensuring a Valid RESET Output Down to V_{cc} =0V

When V_{CC} falls below 1.15V, the DIO706 RESET output no longer sinks current, it becomes an open circuit, and hence RESET output is at undetermined voltage. If a pull-down resistor is added from RESET pin to GND as shown in Figure 5, then RESET output will be held at low state. The resistor's value is not critical. it should be about 100K Ω , large enough not to load, small enough to pull RESET to ground.





Figure 5 RESET Valid to Ground Circuit

Monitoring Voltages other than The unregulated DC Input

You can monitor voltages other than the unregulated DC by connecting a voltage divider to PFI and adjusting the ratio appropriately. If required, add a hysteresis by connecting a resistor (with a value approximately 10 times the sum of 2 resistors in voltage divider network) between PFI and \overline{PFO} . A capacitor between PFI and GND will reduce the power fail circuit's sensitivity to high-frequency noise on the line being monitored. RESET can be asserted on the other voltage in addition to V_{CC} line by connecting PFO pin to MR pin, in this case, a RESET pulse will be initiated when PFI drops below 1.22V. Figure 6 shows DIO706 configured to assert RESET when V_{CC} falls below reset threshold, or when 12V power supply falls below 10V.





Monitoring a Negative Voltage

The power fail comparator can also monitor a negative supply rail as shown in Figure 7. When the negative rail is good (A negative voltage of large magnitude), \overline{PFO} is low, and when the negative rail is degraded (A negative voltage of less magnitude), \overline{PFO} is high. By adding the resistors and transistor as shown, a high \overline{PFO} triggers a RESET pulse. As long as \overline{PFO} remains high, the DIO706 will keep \overline{RESET} asserted. Note that the circuit's accuracy depends on the PFI threshold tolerance, the V_{CC} line and the resistors.




Figure 7 Monitoring A Negative Voltage

Interfacing to uPs with Bidirectional Reset Pins

uPs with bi-directional reset pins, such as the MOTOROLA 68HC11 series, can contend with DIO706 RESET output. For example, if the RESET output is driven high and uP wants to pull it low, indeterminate logic levels may result. To correct this, connect a 4.7K Ω resistor between the RESET output and the uP reset I/O as shown in Figure 8. Buffer the RESET output to other system components.





Figure 8 Interfacing to uPs with Bidirectional Reset I/O



Physical Dimensions: SOIC-8



	μ 1		$\frac{h}{F}$
B = 0 2)	

	COMMON DI S OF MEASU	MENSIONS RE=MILLIME ⁻	TER)	
Symbol	MIN	NOM	MAX	
А	1.35	1.55	1.75	
A1	0.10	0.15	0.25	
A2	1.25	1.40	1.65	
A3	0.50	0.60	0.70	
b	0.38	-	0.51	
b1	0.37	0.42	0.47	
С	0.17	-	0.25	
c1	0.17	0.20	0.23	
D	4.80	4.90	5.00	
Е	5.80	6.00	6.20	
E1	3.80	3.90	4.00	
е	1.27BSC			
L	0.45 0.60 0.80			
L1		1.04REF		
L2		0.25BSC		
R	0.07	-	-	
R1	0.07	-	-	
h	0.30	0.40	0.50	
Θ	0°	-	8°	
Θ1	15°	17°	19°	
Θ2	11°	13°	15°	
Θ3	15°	17°	19°	
Θ4	11°	13°	15°	



CONTACT US

Dioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as, cell phone, handheld products, laptop, and medical equipment and so on. Dioo's product families include analog signal processing and amplifying, LED drivers and charger IC. Go to http://www.dioo.com for a complete list of Dioo product families.

For additional product information, or full datasheet, please contact with our Sales Department or Representatives.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

DIOO:

DIO706RCS8 DIO706SCS8