

General Description


The SLG59H1009V is a high-performance, self-powered 13.1 m Ω NMOS power switch designed for all 4.5 V to 22 V power rails up to 4 A. Using a proprietary MOSFET design, the SLG59H1009V achieves a stable 13.1 m Ω RDS_{ON} across a wide input voltage range. In combining novel FET design and copper pillar interconnects, the SLG59H1009V package also exhibits a low thermal resistance for high-current operation.

Designed to operate over a -40 $^{\circ}$ C to 85 $^{\circ}$ C range, the SLG59H1009V is available in a low thermal resistance, RoHS-compliant, 1.6 x 3.0 mm STQFN package.

Features

- UL2367 Certified File Number E468659
- · Maximum Continuous Current: 4 A
- · Automatic nFET SOA Protection
- High-performance MOSFET Switch Low RDS_{ON}: 13.1 m Ω at V_{IN} = 22 V Low Δ RDS_{ON}/ Δ V_{IN}: < 0.05 m Ω /V Low Δ RDS_{ON}/ Δ T: < 0.06 m Ω /°C
- Capacitor-adjustable Inrush Current Control
- Two stage Current Limit Protection:
 Resistor-adjustable Active Current Limit
 Internal Short-circuit Current limit
- Open Drain FAULT Signaling
- MOSFET Current Analog Output Monitor: 10 μA/A
- Fast 4 kΩ Output Discharge
 - · Pb-Free / Halogen-Free / RoHS Compliant Packaging

Pin Configuration




18-pin STQFN 1.6 x 3.0 mm, 0.40mm pitch (Top View)

Applications

- · Power-Rail Switching
- Multifunction Printers
- · Large-format Copiers
- Telecommunications Equipment
- High-performance Computing 5 V, 9 V, 12 V, and 20 V Point-of-Load Power Distribution
- Motor Drives

Block Diagram and a 20 V / 3 A Typical Application Circuit





Pin Description

Pin#	Pin Name	Type	Pin Description
1	ON	Input	A low-to-high transition on this pin initiates the operation of the SLG59H1009V's state machine. ON is an asserted HIGH, level-sensitive CMOS input with ON_V $_{\rm IL}$ < 0.3 V and ON_V $_{\rm IH}$ > 0.9 V. As the ON pin input circuit does not have an internal pull-down resistor, connect this pin to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller – do not allow this pin to be open-circuited.
2	SEL0	Input	As level-sensitive, CMOS inputs with V_{IH} > 1.65 V, the SEL0 (LSB) and the SEL1 (MSB) pins set the V_{IN} overvoltage lockout threshold. A logic HIGH on either pin is achieved by connecting a 10 k Ω external resistor from the pin in question to the system's local logic supply.
3	GND	GND	Pin 3 is the main ground connection for the SLG59H1009V's internal charge pump, its gate driver and current-limit circuits as well as its internal state machine. Therefore, use a short, stout connection from Pin 3 to the system's analog or power plane.
4-8	VIN	MOSFET	VIN supplies the power for the operation of the SLG59H1009V, its internal control circuitry, and the drain terminal of the nFET power switch. With 5 pins fused together at VIN, connect a 47 μ F (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VIN should be rated at 50 V or higher.
9-13	VOUT	MOSFET	Source terminal of n-channel MOSFET (5 pins fused for VOUT). Connect a 47 μ F (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VOUT should be rated at 50 V or higher.
14	SEL1	Input	Please see SEL0 Pin Description above
15	FAULT	Output	An open drain output, $\overline{\text{FAULT}}$ is asserted within $\overline{\text{TFAULT}}_{\text{LOW}}$ when a V _{IN} overvoltage, a current-limit, or an over-temperature condition is detected. FAULT is deasserted within $\overline{\text{TFAULT}}_{\text{HIGH}}$ when the fault condition is removed. Connect an 100 k Ω external resistor from the FAULT pin to local system logic supply.
16	CAP	Output	A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from CAP pin to GND sets the V _{OUT} slew rate and overall turn-on time of the SLG59H1009V. For best performance, the range for C _{SLEW} values are 10 nF \leq C _{SLEW} \leq 20 nF $-$ please see typical characteristics for additional information. Capacitors used at the CAP pin should be rated at 10 V or higher. Please consult Applications Section on how to select C _{SLEW} based on V _{OUT} slew rate and loading conditions.
17	IOUT	Output	IOUT is the SLG59H1009V's power MOSFET load current monitor output. As an analog current output, this signal when applied to a ground-reference resistor generates a voltage proportional to the current through the n-channel MOSFET. The I_{OUT} transfer characteristic is typically 10 μ A/A with a voltage compliance range of 0.5 V \leq V $_{IOUT}$ \leq 4 V. Optimal I_{OUT} linearity is exhibited for 0.5 A \leq I_{DS} \leq 4 A. In addition, it is recommended to bypass the IOUT pin to GND with a 0.18 nF capacitor.
18	RSET	Input	A 1%-tolerance, metal-film 21 k Ω resistor sets the active current limit of the SLG59H1009V to 4.5 A.

Ordering Information

Part Number	Туре	Production Flow		
SLG59H1009V	STQFN 18L FC	Industrial, -40 °C to 85 °C		
SLG59H1009VTR	STQFN 18L FC (Tape and Reel)	Industrial, -40 °C to 85 °C		



Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
		Continuous	-0.3		30	V
V _{IN} to GND	Power Switch Input Voltage to GND	Maximum pulsed V _{IN} , pulse width < 0.1 s			32	V
V _{OUT} to GND	Power Switch Output Voltage to GND		-0.3		VIN	V
ON, SEL[1,0], CAP, RSET, IOUT, and FAULT to GND	ON, SEL[1,0], CAP, RSET, IOUT, and FAULT Pin Voltages to GND		-0.3		7	V
T _S	Storage Temperature		-65		150	°C
ESD _{HBM}	ESD Protection	Human Body Model	2000			V
ESD _{CDM}	ESD Protection	Charged Device Model	500			V
MSL	Moisture Sensitivity Level			1		
$\theta_{\sf JA}$	Thermal Resistance	1.6 x 3.0 mm 18L STQFN; Determined with the device mounted onto a 1 in ² , 1 oz. copper pad of FR-4 material		40		°C/W
MOSFET IDS _{CONT}	Continuous Current from VIN to VOUT	T _J < 150 °C			4	Α
MOSFET IDS _{PEAK}	Peak Current from VIN to VOUT	Maximum pulsed switch current, pulse width < 1 ms			5	Α

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

 V_{IN} = 22 V; C_{IN} = 47 μ F, T_A = -40 $^{\circ}$ C to 85 $^{\circ}$ C, unless otherwise noted. Typical values are at T_A = 25 $^{\circ}$ C

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{IN}	Operating Input Voltage			20	22	V
V _{IN(OVLO)}	V _{IN} Overvoltage Lockout Threshold	V _{IN} ↑; SEL[1,0] = [1,1]	22.7	24	25.2	V
V _{IN(UVLO)}	V _{IN} Undervoltage Lockout Threshold	V _{IN} ↓	2.4		3.8	V
IQ	Quiescent Supply Current	ON = HIGH; I _{DS} = 0 A		0.5	0.6	mA
I _{SHDN}	OFF Mode Supply Current	ON = LOW; I _{DS} = 0 A		1	3	μΑ
DDS	ON Resistance	T _A = 25 °C; I _{DS} = 0.1 A		13.1	14	mΩ
RDS _{ON}	ON Resistance	T _A = 85 °C; I _{DS} = 0.1 A		16	16.5	mΩ
MOSFET IDS	Current from VIN to VOUT	Continuous			4	Α
	Active Current Limit, I _{ACL}	$V_{OUT} > 0.5 \text{ V; R}_{SET} = 21 \text{ k}\Omega$	4.2	4.5	4.9	Α
I _{LIMIT}	Short-circuit Current Limit, I _{SCL}	V _{OUT} < 0.5 V		0.5		Α
T _{ACL}	Active Current Limit Response Time			120		μs
R _{DISCHRG}	Output Discharge Resistance		3.5	4.4	5.3	kΩ
	MOSFET Current Analog Monitor	I _{DS} = 1 A	9.3	10	10.7	μΑ
I _{OUT}	Output	I _{DS} = 3 A	28.5	30	31.5	μA
T _{IOUT}	I _{OUT} Response Time to Change in Main MOSFET Current	C _{IOUT} = 180 pF; Step load 0 to 2.4 A; 0% to 90% I _{OUT}		45		μs

Datasheet Revision 1.02 12-Dec-2018



Electrical Characteristics (continued)


 V_{IN} = 22 V; C_{IN} = 47 μ F, T_A = -40 °C to 85 °C, unless otherwise noted. Typical values are at T_A = 25 °C

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
C _{LOAD}	Output Load Capacitance	C _{LOAD} connected from VOUT to GND		47		μF
T _{ON_Delay}	ON Delay Time	50% ON to 10% V_{OUT} ↑; V_{IN} = 22 V; C_{SLEW} = 10 nF; R_{LOAD} = 100 Ω , C_{LOAD} = 10 μ F		0.7	1.2	ms
		50% ON to 90% V _{OUT} ↑	Set by	External (SLEW ¹	ms
T _{Total_ON}	Total Turn On Time	50% ON to 90% V_{OUT} ↑; V_{IN} = 22 V; C_{SLEW} = 10 nF; R_{LOAD} = 100 Ω , C_{LOAD} = 10 μ F		5	8	ms
		10% V _{OUT} to 90% V _{OUT} ↑	Set by	External (SLEW ¹	V/ms
V _{OUT(SR)}	V _{OUT} Slew rate	10% V_{OUT} to 90% V_{OUT} ↑; V_{IN} = 22 V; C_{SLEW} = 10 nF; R_{LOAD} = 100 Ω, C_{LOAD} = 10 μF	2.7	3.2	3.9	V/ms
T _{OFF_Delay}	OFF Delay Time	50% ON to V_{OUT} Fall Start \downarrow ; V_{IN} = 22 V; R_{LOAD} = 100 Ω, No C_{LOAD}		15		μs
T _{FALL}	V _{OUT} Fall Time	90% V_{OUT} to 10% V_{OUT} ; ON = HIGH-to-LOW; V_{IN} = 22 V; R_{LOAD} = 100 Ω , No C_{LOAD}	10.4	12.7	14.3	μs
TFAULT _{LOW}	FAULT Assertion Time	Abnormal Step Load Current event to FAULT \downarrow ; I _{ACL} = 4.5 A; V _{IN} = 22 V; R _{SET} = 21 k Ω ; switch in 5 Ω load		80		μs
TFAULT	FAULT De-assertion Time	Delay to $\overline{\text{FAULT}} \uparrow$ after fault condition is removed; I _{ACL} = 4.5 A; V _{IN} = 22 V; R _{SET} = 21 kΩ; switch out 5 Ω load		180		μs
FAULT	FAULT Output Low Voltage	I _{FAULT} = 1 mA		0.2		V
ON_V _{IH}	ON Pin Input High Voltage		0.9		5	V
ON_V _{IL}	ON Pin Input Low Voltage		-0.3	0	0.3	V
SEL[1,0]_V _{IH}	SEL[1,0] pins Input High Voltage		1.65		4.5	V
I _{ON(Leakage)}	ON Pin Leakage Current	1 V ≤ ON ≤ 5 V or ON = GND			1	μA
THERMON	Thermal Protection Shutdown Threshold			125		°C
THERM _{OFF}	Thermal Protection Restart Threshold			100		°C

 $^{1. \ \} Refer to typical \ Timing \ Parameter \ vs. \ C_{SLEW} \ performance \ charts for \ additional \ information \ when \ available.$



$T_{Total_ON}, T_{ON_Delay}$ and Slew Rate Measurement




*Rise and Fall Times of the ON Signal are 100 ns




Typical Performance Characteristics

RDS_{ON} vs. Temperature




I_{ACL} vs. Temperature






I_{OUT} vs. MOSFET IDS




I_{OUT} vs. Temperature and MOSFET IDS




Datasheet Revision 1.02 12-Dec-2018



V_{OUT} Slew Rate vs. Temperature and C_{SLEW}




T_{Total_ON} vs. C_{SLEW} and Temperature



Datasheet Revision 1.02 12-Dec-2018




Timing Diagram - Basic Operation including Active Current Limit Protection






Timing Diagram - Active Current Limit & Thermal Protection Operation





Timing Diagram - Basic Operation including Active Current + Internal FET SOA Protection





SLG59H1009V Application Diagram




Figure 1. Test setup Application Diagram

Typical Turn-on Waveforms




Figure 2. Typical Turn ON operation waveform for V_{IN} = 20 V, C_{SLEW} = 10 nF, C_{LOAD} = 10 μ F, R_{LOAD} = 100 Ω






Figure 3. Typical Turn ON operation waveform for V_{IN} = 20 V, C_{SLEW} = 18 nF, C_{LOAD} = 10 μ F, R_{LOAD} = 100 Ω Typical Turn-off Waveforms




Figure 4. Typical Turn OFF operation waveform for V_{IN} = 20 V, C_{SLEW} = 10 nF, no C_{LOAD} , R_{LOAD} = 100 Ω






Figure 5. Typical Turn OFF operation waveform for V_{IN} = 20 V, C_{SLEW} = 10 nF, C_{LOAD} = 10 μ F, R_{LOAD} = 100 Ω Typical SOA Waveforms




Figure 6. Thermally induced SOA shutdown for V_{IN} = 20 V, C_{LOAD} = 10 μ F, I_{ACL} = 1 A, R_{SET} = 91 $k\Omega$



Typical FAULT Operation Waveforms




Figure 7. Typical \overline{FAULT} assertion waveform for V_{IN} = 20 V, C_{LOAD} = 10 μ F, I_{ACL} = 1 A, R_{SET} = 91 $k\Omega$, switch in 20 Ω load



Figure 8. Typical FAULT de-assertion waveform for V_{IN} = 20 V, C_{LOAD} = 10 μ F, I_{ACL} = 1 A, R_{SET} = 91 k Ω , switch out 20 Ω load



Applications Information

HFET1 Safe Operating Area Explained

Dialog's HFET1 integrated power controllers incorporate a number of internal protection features that prevents them from damaging themselves or any other circuit or subcircuit downstream of them. One particular protection feature is their Safe Operation Area (SOA) protection. SOA protection is automatically activated under overpower and, in some cases, under overcurrent conditions. Overpower SOA is activated if package power dissipation exceeds an internal 5W threshold longer than 2.5 ms. HFET1 devices will quickly switch off (open circuit) upon overpower detection and automatically resume (close) nominal operation once overpower condition no longer exists.

One possible way to have an overpower condition trigger SOA protection is when HFET1 products are enabled into heavy output resistive loads and/or into large load capacitors. It is under these conditions to follow carefully the "Safe Start-up Loading" guidance in the Applications section of the datasheet. During an overcurrent condition, HFET1 devices will try to limit the output current to the level set by the external R_{SET} resistor. Limiting the output current, however, causes an increased voltage drop across the FET's channel because the FET's RDS_{ON} increased as well. Since the FET's RDS_{ON} is larger, package power dissipation also increases. If the resultant increase in package power dissipation is higher/equal than 5 W for longer than 2.5 ms, internal SOA protection will be triggered and the FET will open circuit (switch off). Every time SOA protection is triggered, all HFET1 devices will automatically attempt to resume nominal operation after 160 ms.

Safe Start-up Condition

SLG59H1009V has built-in protection to prevent over-heating during start-up into a heavy load. Overloading the VOUT pin with a capacitor and a resistor may result in non-monotonic V_{OUT} ramping. In general, under light loading on VOUT, V_{OUT} ramping can be controlled with C_{SLEW} value. The following equation serves as a guide:

$$C_{SLEW} = \frac{T_{RISE}}{V_{IN}} \times 4.9 \,\mu\text{A} \times \frac{20}{3}$$

where

 T_{RISE} = Total rise time from 10% V_{OUT} to 90% V_{OUT}

V_{IN} = Input Voltage

C_{SI FW} = Capacitor value for CAP pin

When capacitor and resistor loading on VOUT during start up, the following tables will ensure V_{OUT} ramping is monotonic without triggering internal protection:

	Safe Start-up Loading for V _{IN} = 22 V (Monotonic Ramp)								
Slew Rate (V/ms)	C _{SLEW} (nF) ²	C _{LOAD} (μF)	R _{LOAD} (Ω)						
0.5	66.7	500	80						
1.0	33.3	250	80						
1.5	22.2	160	80						
2.0	16.7	120	80						
2.5	13.3	100	80						

Note 2: Select the closest-value tolerance capacitor.



Power Dissipation

The junction temperature of the SLG59H1009V depends on different factors such as board layout, ambient temperature, and other environmental factors. The primary contributor to the increase in the junction temperature of the SLG59H1009V is the power dissipation of its power MOSFET. Its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$PD = RDS_{ON} \times I_{DS}^{2}$$

where:

PD = Power dissipation, in Watts (W) RDS $_{ON}$ = Power MOSFET ON resistance, in Ohms (Ω) I_{DS} = Output current, in Amps (A) and

$$T_J = PD \times \theta_{JA} + T_A$$

where:

 T_J = Junction temperature, in Celsius degrees (°C) θ_{JA} = Package thermal resistance, in Celsius degrees per Watt (°C/W) T_A = Ambient temperature, in Celsius degrees (°C)

In current-limit mode, the SLG59H1009V's power dissipation can be calculated by taking into account the voltage drop across the power switch (V_{IN} - V_{OUT}) and the magnitude of the output current in current-limit mode (I_{ACL}):

$$PD = (V_{IN}-V_{OUT}) \times I_{ACL} \text{ or}$$

$$PD = (V_{IN} - (R_{LOAD} \times I_{ACL})) \times I_{ACL}$$

where:

PD = Power dissipation, in Watts (W) V_{IN} = Input Voltage, in Volts (V) R_{LOAD} = Load Resistance, in Ohms (Ω) I_{ACL} = Output limited current, in Amps (A) V_{OUT} = R_{LOAD} x I_{ACL}



Layout Guidelines:

- 1. Since the VIN and VOUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with an absolute minimum widths of 15 mils (0.381 mm) per Ampere. A representative layout, shown in Figure 9, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
- To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input C_{IN} and output C_{INAD} low-ESR capacitors as close as possible to the SLG59H1009V's VIN and VOUT pins;
- 3. The GND pin should be connected to system analog or power ground plane.
- 4. 2 oz. copper is recommended for high current operation.

SLG59H1009V Evaluation Board:

A HFET1 Evaluation Board for SLG59H1009V is designed according to the statements above and is illustrated on Figure 9. Please note that evaluation board has D_Sense and S_Sense pads. They cannot carry high currents and dedicated only for RDS_{ON} evaluation.




Figure 9. SLG59H1009V Evaluation Board






Figure 10. SLG59H1009V Evaluation Board Connection Circuit

Basic Test Setup and Connections





Figure 11. SLG59H1009V Evaluation Board Connection Circuit

EVB Configuration

- 1. Connect oscilloscope probes to D/VIN, S/VOUT, ON, etc.;
- 2. Turn on Power Supply and set desired V_{IN} from 4.5 V ... 22 V range;
- 3 .Toggle the ON signal High or Low to observe SLG59H1009V operation.



Package Top Marking System Definition



1009V - Part ID Field WW - Date Code Field¹ NNN - Lot Traceability Code Field¹ A - Assembly Site Code Field² RR - Part Revision Code Field²


Note 1: Each character in code field can be alphanumeric A-Z and 0-9

Note 2: Character in code field can be alphabetic A-Z



Package Drawing and Dimensions

18 Lead TQFN Package 1.6 x 3 mm (Fused Lead) JEDEC MO-220, Variation WCEE




Unit: mm

Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
Α	0.50	0.55	0.60	D	2.95	3.00	3.05
A1	0.005	_	0.05	E	1.55	1.60	1.65
A2	0.10	0.15	0.20	L	0.25	0.30	0.35
b	0.13	0.18	0.23	L1	0.64	0.69	0.74
е	(0.40 BSC		L2	0.15	0.20	0.25
L3	2.34	2.39	2.44	L4	0.13	0.18	0.23



SLG59H1009V 18-pin STQFN PCB Landing Pattern



Note: All dimensions shown in micrometers (µm)




Tape and Reel Specifications

Dookogo	# of	Nominal	Nominal Max Units		Reel &	Leader (min)		Trailer (min)		Таре	Part	
Package Type	Pins	Package Size [mm]	per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]	
STQFN 18L 1.6x3mm 0.4P FC Green	18	1.6 x 3 x 0.55	3,000	3,000	178 / 60	100	400	100	400	8	4	

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape Width
	A0	В0	K0	P0	P1	D0	E	F	W
STQFN 18L 1.6x3mm 0.4P FC Green	1.78	3.18	0.76	4	4	1.5	1.75	3.5	8



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 2.64 mm³ (nominal). More information can be found at www.jedec.org.

SLG59H1009V



A 22 V, 13.1 m Ω , 4 A Integrated Power Switch with V_{IN} Lockout Select and MOSFET Current Monitor Output

Revision History

Date	Version	Change				
12/12/2018	1.02	Updated style and formatting Updated Charts Added Scopeshots Added Layout Guidelines Fixed typos				
10/26/2016	1.01	Updated General Description and Features				
5/13/2016	1.00	Production Release				

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Dialog Semiconductor: SLG59H1009V