

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

H8S/20103R, H8S/20203R, H8S/20223R, H8S/20323R,
H8S/20115R, H8S/20215R, H8S/20235R, H8S/20335R Groups

User's Manual: Hardware

Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/Tiny Series

H8S/20103R	R4F20103R
H8S/20203R	R4F20203R
H8S/20223R	R4F20223R
H8S/20323R	R4F20323R
H8S/20115R	R4F20115R
H8S/20215R	R4F20215R
H8S/20235R	R4F20235R
H8S/20335R	R4F20335R

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

— The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions may occur due to the false recognition of the pin state as an input signal. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

— The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

— The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

How to Use This Manual

1. Objective and Target Users

This manual was written to explain the hardware functions and electrical characteristics of this LSI to the target users, i.e. those who will be using this LSI in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logic circuits, and microcomputers.

This manual is organized in the following items: an overview of the product, descriptions of the CPU, system control functions, and peripheral functions, electrical characteristics of the device, and usage notes.

When designing an application system that includes this LSI, take all points to note into account. Points to note are given in their contexts and at the final part of each section, and in the section giving usage notes.

The list of revisions is a summary of major points of revision or addition for earlier versions. It does not cover all revised items. For details on the revised points, see the actual locations in the manual.

The following documents have been prepared for the H8S/20103R, H8S/20203R, H8S/20223R, H8S/20323R, H8S/20115R, H8S/20215R, H8S/20235R, and H8S/20335R Groups. Before using any of the documents, please visit our web site to verify that you have the most up-to-date available version of the document.

Document Type	Contents	Document Title	Document No.
Data Sheet	Overview of hardware and electrical characteristics	—	—
User's manual for Hardware	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, and timing charts) and descriptions of operation	H8S/20103R, H8S/20203R, H8S/20223R, H8S/20323R, H8S/20115R, H8S/20215R, H8S/20235R, H8S/20335R Groups User's Manual: Hardware	This User's manual
User's manual for Software	Detailed descriptions of the CPU and instruction set	H8S/2600 Series, H8S/2000 Series Software Manual	REJ09B0139
Application Note	Examples of applications and sample programs	The latest versions are available from our web site.	
Renesas Technical Update	Preliminary report on the specifications of a product, document, etc.		

2. Description of Numbers and Symbols

Aspects of the notations for register names, bit names, numbers, and symbolic names in this manual are explained below.

(1) Overall notation

In descriptions involving the names of bits and bit fields within this manual, the modules and registers to which the bits belong may be clarified by giving the names in the forms "module name"."register name"."bit name" or "register name"."bit name".

(2) Register notation

The style "register name"_"instance number" is used in cases where there is more than one instance of the same function or similar functions.

[Example] CMCSR_0: Indicates the CMCSR register for the compare-match timer of channel 0.

(3) Number notation


Binary numbers are given as B'hnnn (B' may be omitted if the number is obviously binary), hexadecimal numbers are given as H'hnnn or 0xnenn, and decimal numbers are given as nnnn.

[Examples] Binary: B'11 or 11
Hexadecimal: H'EFA0 or 0xEFA0
Decimal: 1234

(4) Notation for active-low

An overbar on the name indicates that a signal or pin is active-low.

[Example] $\overline{\text{WDTOVF}}$




Note: The bit names and sentences in the above figure are examples and have nothing to do with the contents of this manual.

3. Description of Registers

Each register description includes a bit chart, illustrating the arrangement of bits, and a table of bits, describing the meanings of the bit settings. The standard format and notation for bit charts and tables are described below.

[Bit Chart]



[Table of Bits]

Bit	Bit Name	Initial Value	R/W	Description
15 14	—	0	R	Reserved These bits are always read as 0.
13 to 11	ASID2 to ASID0	All 0	R/W	Address Identifier These bits enable or disable the pin function.
10	—	0	R	Reserved This bit is always read as 0.
9	—	1	R	Reserved This bit is always read as 1.
—	—	0	—	—

Note: The bit names and sentences in the above figure are examples, and have nothing to do with the contents of this manual.

- (1) Bit
Indicates the bit number or numbers.
In the case of a 32-bit register, the bits are arranged in order from 31 to 0. In the case of a 16-bit register, the bits are arranged in order from 15 to 0.
- (2) Bit name
Indicates the name of the bit or bit field.
When the number of bits has to be clearly indicated in the field, appropriate notation is included (e.g., ASID[3:0]).
A reserved bit is indicated by "—".
Certain kinds of bits, such as those of timer counters, are not assigned bit names. In such cases, the entry under Bit Name is blank.
- (3) Initial value
Indicates the value of each bit immediately after a power-on reset, i.e., the initial value.
0: The initial value is 0
1: The initial value is 1
—: The initial value is undefined
- (4) R/W
For each bit and bit field, this entry indicates whether the bit or field is readable or writable, or both writing to and reading from the bit or field are impossible.
The notation is as follows:
R/W: The bit or field is readable and writable.
R/(W): The bit or field is readable and writable.
However, writing is only performed to flag clearing.
R: The bit or field is readable.
"R" is indicated for all reserved bits. When writing to the register, write the value under Initial Value in the bit chart to reserved bits or fields.
W: The bit or field is writable.
- (5) Description
Describes the function of the bit or field and specifies the values for writing.

4. Description of Abbreviations

The abbreviations used in this manual are listed below.

- Abbreviations specific to this product

Abbreviation	Description
BSC	Bus controller
CPG	Clock pulse generator
INT	Interrupt controller
SCI3	Serial communications interface 3
PMC	Peripheral I/O mapping controller
WDT	Watchdog timer
DTC	Data transfer controller
ELC	Event link controller
IIC2	Inter IC bus interface 2
SSU	Synchronous serial communication unit
LVD	Low-voltage detection circuits

- Abbreviations other than those listed above

Abbreviation	Description
Bps	Bits per second
CRC	Cyclic redundancy check
DMA	Direct memory access
Hi-Z	High impedance
I/O	Input/output
IrDA	Infrared Data Association
LSB	Least significant bit
MSB	Most significant bit
NC	No connection
PLL	Phase-locked loop
PWM	Pulse width modulation
SFR	Special function register
UART	Universal asynchronous receiver/transmitter
VCO	Voltage-controlled oscillator

All trademarks and registered trademarks are the property of their respective owners.

Contents

Section 1	Overview.....	1
1.1	Features.....	1
1.1.1	Applications.....	1
1.1.2	Overview of Functions.....	2
1.2	List of Products.....	7
1.3	Block Diagram.....	11
1.4	Pin Assignments.....	15
1.4.1	Pin Functions.....	19
Section 2	CPU.....	29
2.1	Features.....	29
2.1.1	Differences between H8S/2600 CPU and H8S/2000 CPU.....	30
2.1.2	Differences from H8/300 CPU.....	31
2.1.3	Differences from H8/300H CPU.....	31
2.2	CPU Operating Modes.....	32
2.2.1	Advanced Mode.....	32
2.3	Address Space.....	34
2.4	Register Configuration.....	43
2.4.1	General Registers.....	44
2.4.2	Program Counter (PC).....	45
2.4.3	Extended Control Register (EXR).....	45
2.4.4	Condition-Code Register (CCR).....	46
2.4.5	Initial Register Values.....	48
2.5	Data Formats.....	49
2.5.1	General Register Data Formats.....	49
2.5.2	Memory Data Formats.....	51
2.6	Instruction Set.....	52
2.6.1	Table of Instructions Classified by Function.....	53
2.6.2	Basic Instruction Formats.....	63
2.7	Addressing Modes and Effective Address Calculation.....	65
2.7.1	Register Direct—Rn.....	65
2.7.2	Register Indirect—@ERn.....	65
2.7.3	Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn).....	66
2.7.4	Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn....	66
2.7.5	Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32.....	66
2.7.6	Immediate—#xx:8, #xx:16, or #xx:32.....	67

2.7.7	Program-Counter Relative—@(d:8, PC) or @(d:16, PC)	67
2.7.8	Memory Indirect—@@aa:8	68
2.7.9	Effective Address Calculation	69
2.8	Processing States	71
2.9	Usage Notes	73
2.9.1	TAS Instruction	73
2.9.2	STM and LDM Instructions	73
2.9.3	Note on Bit Manipulation Instructions	73
2.9.4	EEPMOV Instruction	74
Section 3 Exception Handling		75
3.1	Exception Handling Types and Priority	75
3.2	Exception Handling Sources and Vector Table	75
3.3	Reset	76
3.3.1	Reset Sources	76
3.3.2	Reset Exception Handling	79
3.3.3	Interrupts immediately after Reset	80
3.3.4	On-Chip Peripheral Functions after Reset Release	80
3.4	Trace Exception Handling	81
3.5	Interrupt Exception Handling	82
3.6	Trap Instruction Exception Handling	82
3.7	Stack Status after Exception Handling	83
3.8	Usage Note	84
Section 4 Interrupt Controller		85
4.1	Features	85
4.2	Register Descriptions	87
4.2.1	Interrupt Control Register (INTCR)	88
4.2.2	Interrupt Priority Registers A to J (IPRA to IPRJ)	90
4.2.3	IRQ Enable Register (IER)	92
4.2.4	IRQ Sense Control Register H and L (ISCRH and ISCRL)	93
4.2.5	IRQ Status Register (ISR)	96
4.2.6	IRQ Noise Canceler Control Register (INCCR)	97
4.2.7	Interrupt Vector Offset Register (VOFR)	98
4.2.8	Event Link Interrupt Control Status Register (ELCSR)	99
4.3	Interrupt Sources	100
4.3.1	External Interrupt sources	100
4.3.2	Internal Interrupts	101
4.4	Interrupt Exception Handling Vector Table	102
4.5	Interrupt Control Modes and Interrupt Operation	110

4.5.1	Interrupt Control Mode 0.....	111
4.5.2	Interrupt Control Mode 2.....	113
4.5.3	Interrupt Exception Handling Sequence	115
4.5.4	Interrupt Response Time.....	117
4.5.5	DTC Activation by Interrupt.....	117
4.6	Usage Notes	118
4.6.1	Conflict between Interrupt Generation and Disabling	118
4.6.2	Instructions that Disable Interrupts	119
4.6.3	Time when Interrupts are Disabled.....	119
4.6.4	Interrupts during Execution of EEPMOV Instruction	119
4.6.5	Changing PMR, ISCRH, ISCRL and INCCR.....	120
4.6.6	IRQ Status Register (ISR).....	120
4.6.7	NMI Pin	121
Section 5 Clock Pulse Generator		123
5.1	Overview.....	124
5.2	Register Descriptions	125
5.2.1	Backup Control Register (BAKCR)	126
5.2.2	System Clock Control Register (SYSCCR).....	128
5.2.3	Power-Down Control Register 1 (LPCR1)	130
5.2.4	Power-Down Control Register 2 (LPCR2)	133
5.2.5	Power-Down Control Register 3 (LPCR3)	135
5.2.6	OSC Oscillation Settling Control Status Register (OSCCSR).....	137
5.2.7	High-Speed OCO Control Register (HOCR).....	139
5.2.8	High-Speed OCO Trimming Data Protect Register (HOTRMDPR)	140
5.2.9	High-Speed OCO Trimming Data Register 1 (HOTRMDR1).....	142
5.2.10	High-Speed OCO Trimming Data Register 2 (HOTRMDR2).....	143
5.2.11	High-Speed OCO Trimming Data Register 3 (HOTRMDR3).....	144
5.2.12	High-Speed OCO Trimming Data Register 4 (HOTRMDR4).....	145
5.2.13	32-MHz High-Speed OCO Trimming Data Register 1 (HO32TRMDR1)	146
5.2.14	32-MHz High-Speed OCO Trimming Data Register 2 (HO32TRMDR2)	147
5.2.15	32-MHz High-Speed OCO Trimming Data Register 3 (HO32TRMDR3)	148
5.2.16	32-MHz High-Speed OCO Trimming Data Register 4 (HO32TRMDR4)	149
5.3	Operation of Selection of System Reference Clock.....	150
5.3.1	Switching System Reference Clock to ϕ_{hoco}	153
5.3.2	Switching System Reference Clock to ϕ_{osc}	155
5.3.3	Clock Change Timing.....	157
5.3.4	Backup Operation	160
5.4	High-Speed On-Chip Oscillator.....	164
5.4.1	Procedures for Switching to 32MHz.....	164

5.4.2	Trimming of High-Speed OCO	165
5.5	Main Oscillator	167
5.5.1	Connecting Crystal Resonator	167
5.5.2	Connecting Ceramic Resonator	168
5.5.3	External Clock Input Method.....	168
5.6	Sub Oscillator	169
5.6.1	Connecting 32.768-kHz Crystal Resonator	169
5.6.2	Pin Connection when not Using Subclock.....	169
5.7	Prescaler.....	170
5.8	Usage Notes	171
5.8.1	Note on Resonators.....	171
5.8.2	Notes on Board Design.....	171
Section 6 Power-Down Modes		173
6.1	Register Descriptions.....	174
6.1.1	Power-Down Control Registers 1, 2, and 3 (LPCR1, LPCR2, LPCR3)	174
6.1.2	Module Standby Control Register 1 (MSTCR1)	174
6.1.3	Module Standby Control Register 2 (MSTCR2)	176
6.1.4	Module Standby Control Register 3 (MSTCR3)	177
6.1.5	Module Standby Control Register 4 (MSTCR4)	179
6.2	Mode Transitions and States of LSI.....	180
6.2.1	Active Mode	182
6.2.2	Sleep Mode	182
6.2.3	Standby Mode.....	183
6.3	Bus Master Clock Division Function.....	184
6.3.1	Reset States.....	184
6.4	Module Standby Function.....	184
6.5	PSC Divider Stop Function.....	184
Section 7 ROM		185
7.1	Overview.....	185
7.2	Block Configuration	186
7.3	CPU Reprogramming Mode	191
7.3.1	EW0 Mode.....	193
7.3.2	EW1 Mode.....	193
7.4	Register Descriptions	194
7.4.1	Flash Memory Control Register 1 (FLMCR1).....	194
7.4.2	Flash Memory Control Register 2 (FLMCR2).....	196
7.4.3	Flash Memory Data Flash Protect Register (DFPR).....	198
7.4.4	Flash Memory Status Register (FLMSTR).....	199

7.5	On-Board Programming.....	202
7.5.1	Boot Mode	202
7.5.2	Specifications of Standard Serial Communication Interface in Boot Mode	207
7.5.3	Programming/Erasing in User Mode	242
7.6	Programming/Erasing	244
7.6.1	Software Commands.....	244
7.7	Protection.....	260
7.7.1	Software Protection.....	260
7.7.2	Lock-Bit Protection.....	260
7.7.3	PROM Programmer Protection/Boot Mode Protection	261
7.8	Programmer Mode	263
7.9	Usage Notes	264
Section 8 RAM		269
Section 9 Peripheral I/O Mapping Controller.....		271
9.1	Register Descriptions	273
9.1.1	Peripheral Function Mapping Register Write-Protect Register (PMCWPR).....	275
9.1.2	Port Group 1 Peripheral Function Mapping Registers 1 to 4 (PMCRn1 to PMCRn4 (n = 1, 2, 3, 5, and 6))	276
9.1.3	Port Group 2 Peripheral Function Mapping Registers 1 to 4 (PMCRn1 to PMCRn4 (n = 4, 7, 8, 9, and A))	297
9.2	Usage Notes	314
9.2.1	Procedures for Setting Multiplexed Port Functions	314
9.2.2	Notes on Setting PMC Registers.....	314
Section 10 I/O Ports.....		315
10.1	Port 1.....	315
10.1.1	Port Mode Register 1 (PMR1)	316
10.1.2	Port Control Register 1 (PCR1)	317
10.1.3	Port Data Register 1 (PDR1)	318
10.1.4	Port Pull-Up Control Register 1 (PUCR1).....	319
10.1.5	Port Drive Control Register 1 (PDVR1)	320
10.2	Port 2.....	321
10.2.1	Port Mode Register 2 (PMR2)	322
10.2.2	Port Control Register 2 (PCR2)	323
10.2.3	Port Data Register 2 (PDR2)	324
10.2.4	Port Pull-Up Control Register 2 (PUCR2).....	325
10.2.5	Port Drive Control Register 2 (PDVR2)	326
10.3	Port 3.....	327

10.3.1	Port Mode Register 3 (PMR3)	328
10.3.2	Port Control Register 3 (PCR3)	329
10.3.3	Port Data Register 3 (PDR3)	330
10.3.4	Port Pull-Up Control Register 3 (PUCR3)	331
10.3.5	Port Drive Control Register 3 (PDVR3)	332
10.4	Port 4	333
10.4.1	Port Mode Register 4 (PMR4)	334
10.4.2	Port Control Register 4 (PCR4)	335
10.4.3	Port Data Register 4 (PDR4)	336
10.4.4	Port Pull-Up Control Register 4 (PUCR4)	337
10.4.5	Port Drive Control Register 4 (PDVR4)	338
10.5	Port 5	339
10.5.1	Port Mode Register 5 (PMR5)	340
10.5.2	Port Control Register 5 (PCR5)	341
10.5.3	Port Data Register 5 (PDR5)	342
10.5.4	Port Pull-Up Control Register 5 (PUCR5)	343
10.5.5	Port Drive Control Register 5 (PDVR5)	344
10.6	Port 6	345
10.6.1	Port Mode Register 6 (PMR6)	346
10.6.2	Port Control Register 6 (PCR6)	347
10.6.3	Port Data Register 6 (PDR6)	348
10.6.4	Port Pull-Up Control Register 6 (PUCR6)	349
10.6.5	Port Drive Control Register 6 (PDVR6)	350
10.7	Port 7	351
10.7.1	Port Mode Register 7 (PMR7)	352
10.7.2	Port Control Register 7 (PCR7)	353
10.7.3	Port Data Register 7 (PDR7)	354
10.7.4	Port Pull-Up Control Register 7 (PUCR7)	355
10.7.5	Port Drive Control Register 7 (PDVR7)	356
10.8	Port 8	357
10.8.1	Port Mode Register 8 (PMR8)	358
10.8.2	Port Control Register 8 (PCR8)	359
10.8.3	Port Data Register 8 (PDR8)	360
10.8.4	Port Pull-Up Control Register 8 (PUCR8)	361
10.8.5	Port Drive Control Register 8 (PDVR8)	362
10.8.6	Notes on Using Port 8	362
10.9	Port 9	363
10.9.1	Port Mode Register 9 (PMR9)	364
10.9.2	Port Control Register 9 (PCR9)	365
10.9.3	Port Data Register 9 (PDR9)	366

10.9.4	Port Pull-Up Control Register 9 (PUCR9).....	367
10.9.5	Port Drive Control Register 9 (PDVR9).....	368
10.10	Port A.....	369
10.10.1	Port Mode Register A (PMRA)	370
10.10.2	Port Control Register A (PCRA)	371
10.10.3	Port Data Register A (PDRA).....	372
10.10.4	Port Pull-Up Control Register A (PUCRA).....	373
10.10.5	Port Mode Register A (PMRA)	374
10.10.6	Port Control Register A (PCRA)	375
10.10.7	Port Data Register A (PDRA).....	376
10.10.8	Port Pull-Up Control Register A (PUCRA).....	377
10.10.9	Port Mode Register A (PMRA)	378
10.10.10	Port Control Register A (PCRA)	379
10.10.11	Port Data Register A (PDRA).....	380
10.10.12	Port Pull-Up Control Register A (PUCRA).....	381
10.10.13	Notes on Using Port A	381
10.11	Port B.....	382
10.11.1	Port Control Register B (PCRB).....	383
10.11.2	Port Data Register B (PDRB)	384
10.11.3	Port Pull-Up Control Register B (PUCRB)	385
10.11.4	Notes on Using Port B	385
10.12	Port J.....	386
10.12.1	Port Mode Register J (PMRJ).....	387
10.12.2	Port Control Register J (PCRJ).....	388
10.12.3	Port Data Register J (PDRJ)	389
10.12.4	Port Pull-Up Control Register J (PUCRJ).....	390
Section 11 Data Transfer Controller (DTC)		391
11.1	Features.....	391
11.2	Register Descriptions.....	393
11.2.1	DTC Mode Register A (MRA)	394
11.2.2	DTC Mode Register B (MRB).....	396
11.2.3	DTC Source Address Register (SAR).....	397
11.2.4	DTC Destination Address Register (DAR).....	397
11.2.5	DTC Transfer Count Register A (CRA)	398
11.2.6	DTC Transfer Count Register B (CRB).....	398
11.2.7	DTC Enable Registers A to H (DTCERA to DTCERH)	399
11.2.8	DTC Vector Register (DTVECR).....	401
11.3	Activation Sources.....	402
11.4	Location of Register Information and DTC Vector Table	404

11.5	Operation	410
11.5.1	Normal Mode.....	412
11.5.2	Repeat Mode.....	413
11.5.3	Block Transfer Mode.....	414
11.5.4	Chain Transfer	415
11.5.5	Interrupt Sources.....	416
11.5.6	Operation Timing.....	417
11.5.7	Number of DTC Execution States	418
11.6	Procedures for Using DTC.....	420
11.6.1	Activation by Interrupt.....	420
11.6.2	Activation by Software	420
11.7	Examples of Use of the DTC	421
11.7.1	Normal Mode.....	421
11.7.2	Chain Transfer when Transfer Counter = 0	422
11.7.3	Software Activation	424
11.8	Usage Notes.....	425
11.8.1	Module Standby Mode Setting	425
11.8.2	DTCE Bit Setting.....	425
11.8.3	DTC Activation by SCI3, IIC2/SSU and A/D Converter Interrupt Sources.....	425
Section 12 Event Link Controller.....		427
12.1	Overview.....	427
12.2	Register Descriptions.....	429
12.2.1	Event Link Control Register (ELCR)	429
12.2.2	Event Link Setting Registers 0 to 32 (ELSR0 to ELSR32)	430
12.2.3	Event Link Option Setting Register A (ELOPA).....	434
12.2.4	Event Link Option Setting Register B (ELOPB).....	435
12.2.5	Event Link Option Setting Register C (ELOPC).....	435
12.2.6	Port-Group Setting Registers 1 and 2 (PGR1 and PGR2).....	436
12.2.7	Port-Group Control Registers 1 and 2 (PGC1 and PGC2).....	437
12.2.8	Port Buffer Registers 1 and 2 (PDBF1 and PDBF2).....	438
12.2.9	Event Link Port Setting Registers 0 to 3 (PEL0 to PEL3).....	439
12.2.10	Event-Generation Timer Control Register (ELTMCR)	440
12.2.11	Event-Generation Timer Interval Setting Register A (ELTMSA).....	441
12.2.12	Event-Generation Timer Interval Setting Register B (ELTMSB).....	443
12.2.13	Event-Generation Timer Delay Selection Register (ELTMDR).....	445
12.2.14	ELC Timer Counter (ELTMCNT).....	446
12.3	Operation	447
12.3.1	Relation between Interrupt Processing and Event Linking.....	447
12.3.2	Event Linkage.....	447

12.3.3	Operation of Peripheral Timer Modules When Event is Input	449
12.3.4	Operation of A/D and D/A Converters When Event is Input	449
12.3.5	Port Operation upon Event Input and Event Generation.....	450
12.3.6	Event-Generation Timer	456
12.3.7	Procedure for Linking Events	458
Section 13	Timer RA	459
13.1	Overview.....	459
13.2	Register Descriptions.....	460
13.2.1	Timer RA Control Register (TRACR).....	461
13.2.2	Timer RA I/O Control Register (TRAIOC).....	463
13.2.3	Timer RA Mode Register (TRAMR).....	465
13.2.4	Timer RA Interrupt Enable Status Register (TRAIR).....	466
13.2.5	Timer RA Prescaler Register (TRAPRE)	467
13.2.6	Timer RA Timer Register (TRATR)	468
13.3	Operation	469
13.3.1	Operations Common to Various Modes.....	469
13.3.2	Timer Mode	470
13.3.3	Pulse Output Mode	470
13.3.4	Event Counter Mode.....	471
13.3.5	Pulse Width Measurement Mode.....	471
13.3.6	Pulse Cycle Measurement Mode	473
13.3.7	Operation through an Event Link	474
13.4	Usage Notes	476
Section 14	Timer RB	477
14.1	Overview.....	477
14.2	Register Descriptions.....	478
14.2.1	Timer RB Control Register (TRBCR).....	479
14.2.2	Timer RB One-Shot Control Register (TRBOCR).....	480
14.2.3	Timer RB I/O Control Register (TRBIOC)	481
14.2.4	Timer RB Mode Register (TRBMR)	483
14.2.5	Timer RB Interrupt Enable Status Register (TRBIR).....	484
14.2.6	Timer RB Prescaler Register (TRBPRES).....	485
14.2.7	Timer RB Secondary Register (TRBSC).....	485
14.2.8	Timer RB Primary Register (TRBPR).....	486
14.3	Operation	487
14.3.1	Timer Mode	487
14.3.2	Programmable Waveform Generation Mode.....	488
14.3.3	Programmable One-Shot Generation Mode.....	490

14.3.4	Programmable Wait One-Shot Generation Mode	492
14.3.5	Timing at Which Values Take Effect in Prescaler or Counter Depending on TWRC Bit.....	494
14.3.6	TOCNT Settings and Pin State Update Conditions	496
14.3.7	Operation through an Event Link	497
14.4	Interrupt Request.....	498
14.5	Usage Notes	499
Section 15 Timer RC		501
15.1	Features.....	501
15.2	Register Descriptions	504
15.2.1	Timer RC Mode Register (TRCMR)	505
15.2.2	Timer RC Control Register 1 (TRCCR1)	506
15.2.3	Timer RC Control Register 2 (TRCCR2)	508
15.2.4	Timer RC Interrupt Enable Register (TRCIER)	509
15.2.5	Timer RC Status Register (TRCSR).....	510
15.2.6	Timer RC I/O Control Register 0 (TRCIOR0)	513
15.2.7	Timer RC I/O Control Register 1 (TRCIOR1)	515
15.2.8	Timer RC Output Enable Register (TRCOER).....	517
15.2.9	Timer RC Digital Filtering Function Select Register (TRCDF).....	518
15.2.10	Timer RC A/D Conversion Start Trigger Control Register (TRCADCR).....	519
15.2.11	Timer RC Counter (TRCCNT)	520
15.2.12	General Registers A, B, C, and D (GRA, GRB, GRC, and GRD).....	521
15.3	Operation	523
15.3.1	Timer Mode Operation	525
15.3.2	PWM Mode Operation.....	530
15.3.3	PWM2 Mode Operation.....	535
15.3.4	Digital Filtering Function for Input Capture Inputs	541
15.3.5	A/D Conversion Start Trigger Setting Function	542
15.3.6	Function of Changing Output Pins for GR	544
15.3.7	Operation through an Event Link	546
15.4	Operation Timing.....	547
15.4.1	TRCCNT Counting Timing	547
15.4.2	Output Compare Output Timing.....	548
15.4.3	Input Capture Timing.....	549
15.4.4	Timing of Counter Clearing by Compare Match	549
15.4.5	Buffer Operation Timing	550
15.4.6	Timing of IMFA to IMFD Flag Setting at Compare Match	551
15.4.7	Timing of IMFA to IMFD Setting at Input Capture	552
15.4.8	Timing of Status Flag Clearing.....	553

15.4.9	Timing of A/D Conversion Start Trigger Generation on Compare Match	554
15.5	Usage Notes	555
Section 16	Timer RD	559
16.1	Features.....	559
16.2	Register Descriptions.....	567
16.2.1	Timer RD Start Register (TRDSTR)	569
16.2.2	Timer RD Mode Register (TRDMDR).....	571
16.2.3	Timer RD PWM Mode Register (TRDPMR).....	572
16.2.4	Timer RD Function Control Register (TRDFCR)	573
16.2.5	Timer RD Output Master Enable Register 1 (TRDOER1)	575
16.2.6	Timer RD Output Master Enable Register 2 (TRDOER2)	577
16.2.7	Timer RD Output Control Register (TRDOCR).....	577
16.2.8	Timer RD A/D Conversion Start Trigger Control Register (TRDADCR).....	579
16.2.9	Timer RD Counter (TRDCNT).....	580
16.2.10	General Registers A, B, C, and D (GRA, GRB, GRC, and GRD).....	581
16.2.11	Timer RD Control Register (TRDCR).....	583
16.2.12	Timer RD I/O Control Registers (TRDIORA and TRDIORC)	585
16.2.13	Timer RD Status Register (TRDSR).....	589
16.2.14	Timer RD Interrupt Enable Register (TRDIER).....	592
16.2.15	PWM Mode Output Level Control Register (POCR).....	593
16.2.16	Timer RD Digital Filtering Function Select Register (TRDDF).....	594
16.2.17	Interface with CPU	595
16.3	Operation	596
16.3.1	Counter Operation	605
16.3.2	Waveform Output by Compare Match.....	608
16.3.3	Input Capture Function	611
16.3.4	Synchronous Operation.....	614
16.3.5	PWM Mode	615
16.3.6	Reset Synchronous PWM Mode.....	621
16.3.7	Complementary PWM Mode.....	625
16.3.8	PWM3 Mode Operation.....	631
16.3.9	Buffer Operation	637
16.3.10	Timer RD Output Timing	645
16.3.11	Digital Filtering Function for Input Capture Inputs	648
16.3.12	Function of Changing Output Pins for GR	649
16.3.13	A/D Conversion Start Trigger Setting Function	651
16.3.14	Operation through an Event Link	653
16.4	Interrupt Sources.....	654
16.4.1	Status Flag Set Timing.....	654

16.4.2	Status Flag Clearing Timing	656
16.5	Usage Notes	656
Section 17	Timer RE	667
17.1	Features.....	667
17.2	Register Descriptions.....	669
17.2.1	Timer RE Second Data Register/Counter Data Register (TRESEC).....	670
17.2.2	Timer RE Minute Data Register/Compare Data Register (TREMINT).....	671
17.2.3	Timer RE Hour Data Register (TREHR).....	672
17.2.4	Timer RE Day-of-Week Data Register (TREWK).....	673
17.2.5	Timer RE Control Register 1 (TRECRR1).....	674
17.2.6	Timer RE Control Register 2 (TRECRR2).....	677
17.2.7	Timer RE Interrupt Flag Register (TREIFR).....	678
17.2.8	Timer RE Clock Source Select Register (TRECRR).....	680
17.3	Operation of Realtime Clock Mode.....	681
17.3.1	Initial Settings of Registers after Power-On	681
17.3.2	Initial Setting Procedure	681
17.3.3	Data Reading Procedure in Realtime Clock Mode	683
17.3.4	Operation in Realtime Clock Mode	684
17.4	Operation of Output Compare Mode	685
17.5	Interrupt Sources.....	688
17.6	Usage Notes	689
Section 18	Timer RG.....	691
18.1	Features.....	691
18.2	Register Descriptions.....	694
18.2.1	Timer RG Mode Register (TRGMDR).....	695
18.2.2	Timer RG Counter Control Register (TRGCNTR).....	696
18.2.3	Timer RG Control Register (TRGCR).....	697
18.2.4	Timer RG I/O Control Register (TRGIOR).....	698
18.2.5	Timer RG Status Register (TRGSR).....	700
18.2.6	Timer RG Interrupt Enable Register (TRGIER).....	701
18.2.7	Timer RG Counter (TRGCNT).....	702
18.2.8	General Registers A and B (GRA, GRB), GRA and GRB Buffer Registers (BRA, BRB)	703
18.3	Operation	705
18.3.1	Timer Mode	706
18.3.2	PWM Mode	712
18.3.3	Phase Counting Mode.....	717
18.3.4	Buffer Operation.....	722

18.3.5	Operation through an Event Link	725
18.3.6	Digital Filtering Function for Input Capture Inputs	726
18.4	Usage Note.....	727
18.4.1	Restrictions on Access to Registers when Internal ϕ 40 Clock is Selected as Counter Clock.....	727
Section 19 8-Bit Timers (TMR).....		729
19.1	Features.....	729
19.2	Register Descriptions.....	731
19.2.1	Timer Counter (TCNT).....	732
19.2.2	Time Constant Register A (TCORA).....	732
19.2.3	Time Constant Register B (TCORB).....	733
19.2.4	Timer Control Register (TCR).....	734
19.2.5	Timer Counter Control Register (TCCR)	735
19.2.6	Timer Control/Status Register (TCSR).....	737
19.3	Operation Timing.....	740
19.3.1	Pulse Output.....	740
19.3.2	TCNT Count Timing	741
19.3.3	Timing of CMFA and CMFB Setting at Compare Match	742
19.3.4	Timing of Timer Output at Compare Match.....	743
19.3.5	Timing of Counter Clear by Compare Match	744
19.4	Operation with Cascaded Connection.....	745
19.4.1	16-Bit Count Mode	745
19.4.2	Compare Match Count Mode.....	745
19.5	Interrupt Sources.....	746
19.5.1	Interrupt Sources and DTC Activation	746
19.6	Usage Notes	747
19.6.1	Notes on Setting Cycle	747
19.6.2	Conflict between TCNT Write and Counter Clear	747
19.6.3	Conflict between TCNT Write and Increment.....	748
19.6.4	Conflict between TCOR Write and Compare Match.....	748
19.6.5	Conflict between Compare Matches A and B.....	749
19.6.6	Switching of Internal Clocks and TCNT Operation	749
19.6.7	Mode Setting with Cascaded Connection	751
19.6.8	Module Standby Function Setting	751
19.6.9	Interrupts in Module Standby State	751
Section 20 Watchdog Timer (WDT)		753
20.1	Features.....	754
20.2	Register Descriptions.....	755

20.2.1	Timer Control/Status Register WD (TCSRWD)	755
20.2.2	Timer Counter WD (TCWD).....	756
20.2.3	Timer Mode Register WD (TMWD)	757
20.2.4	Timer Interrupt Control Register WD (TICRWD)	758
20.2.5	Timer Interrupt Flag Register WD (TIFRWD).....	759
20.3	Operation	760
20.3.1	Watchdog Timer Overflow Reset	760
20.3.2	Watchdog Timer Setting Flow.....	761
20.3.3	Watchdog Timer Periodic Interrupt	762
20.4	Usage Notes	763
20.4.1	Notes on System Design	763
20.4.2	Notes on Stopping the Watchdog Timer or Switching the Clock Source	763
Section 21 Serial Communication Interface 3 (SCI3, IrDA)		765
21.1	Features.....	765
21.2	Register Descriptions.....	770
21.2.1	Receive Shift Register (RSR)	771
21.2.2	Receive Data Register (RDR).....	771
21.2.3	Transmit Shift Register (TSR).....	771
21.2.4	Transmit Data Register (TDR).....	772
21.2.5	Serial Mode Register (SMR)	772
21.2.6	Serial Control Register 3 (SCR3)	774
21.2.7	Serial Status Register (SSR)	776
21.2.8	Bit Rate Register (BRR)	778
21.2.9	Sampling Mode Register (SPMR)	783
21.2.10	IrDA Control Register (IrCR).....	783
21.2.11	Serial Extended Mode Register (SEMR).....	785
21.3	Operation in Asynchronous Mode	791
21.3.1	Clock.....	791
21.3.2	SCI3 Initialization.....	793
21.3.3	Data Transmission	794
21.3.4	Data Reception.....	796
21.4	Operation in Clocked Synchronous Mode	800
21.4.1	Clock.....	800
21.4.2	SCI3 Initialization.....	800
21.4.3	Data Transmission	801
21.4.4	Data Reception (Clocked Synchronous Mode).....	803
21.4.5	Simultaneous Data Transmission and Reception.....	805
21.5	Multiprocessor Communication Function.....	807
21.5.1	Multiprocessor Data Transmission	808

21.5.2	Multiprocessor Data Reception.....	810
21.6	IrDA Operation.....	814
21.6.1	Transmission.....	815
21.6.2	Reception.....	815
21.6.3	High-Level Pulse Width Selection.....	816
21.7	Noise Canceler.....	817
21.8	Interrupt Requests.....	818
21.9	Usage Notes.....	819
21.9.1	Break Detection and Processing.....	819
21.9.2	Mark State and Break Sending.....	819
21.9.3	Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only).....	819
21.9.4	Receive Data Sampling Timing and Reception Margin in Asynchronous Mode.....	820
21.9.5	Relation between Writes to TDR and TDRE Flag.....	821
21.9.6	Restrictions on Using DTC.....	821
Section 22	Serial Communication Interface X.....	823
22.1	Overview.....	823
22.2	Register Descriptions.....	827
22.2.1	SCIX Module Enable Register (SXMER).....	828
22.2.2	SCIX Control Register 0 (SXCR0).....	829
22.2.3	SCIX Control Register 1 (SXCR1).....	830
22.2.4	SCIX Control Register 2 (SXCR2).....	832
22.2.5	SCIX Control Register 3 (SXCR3).....	833
22.2.6	SCIX Port Control Register (SXPCR).....	833
22.2.7	SCIX Interrupt Control Register (SXICR).....	835
22.2.8	SCIX Status Register (SXSTR).....	836
22.2.9	SCIX Status Clear Register (SXSTCR).....	838
22.2.10	SCIX Control Field 0 Data Register (SXCF0DR).....	839
22.2.11	SCIX Control Field 0 Compare Enable Register (SXCF0CR).....	839
22.2.12	SCIX Control Field 0 Receive Data Register (SXCF0RR).....	840
22.2.13	SCIX Primary Control Field 1 Data Register (SXPCF1DR).....	840
22.2.14	SCIX Secondary Control Field 1 Data Register (SXSCF1DR).....	840
22.2.15	SCIX Control Field 1 Compare Enable Register (SXCF1CR).....	841
22.2.16	SCIX Control Field 1 Receive Data Register (SXCF1RR).....	842
22.2.17	SCIX Timer Control Register (SXTCR).....	842
22.2.18	SCIX Timer Mode Register (SXTMR).....	843
22.2.19	SCIX Timer Prescaler Register (SXTPRE).....	844
22.2.20	SCIX Timer Count Register (SXTCNT).....	844

22.3	Operation	845
22.3.1	Start Frame Transmission	845
22.3.2	Start Frame Reception	849
22.3.3	Bus Conflict Detection.....	855
22.3.4	RXDX Pin Input Digital Filter.....	856
22.3.5	Bit Rate Measurement	857
22.3.6	Interrupt Requests	859
22.3.7	RXDX Receive Data Sampling Timing Selection.....	860
22.3.8	SCIX Timer	861
22.4	Usage Note.....	863
22.4.1	Output for Pins on which the TXDX and RXDX Functions are Multiplexed	863
22.4.2	Processing in Response to a SCI3_X Reception Error During Reception of a Start Frame.....	863
Section 23 CRC Operation Circuit		865
23.1	Features.....	865
23.2	Register Descriptions	866
23.2.1	CRC Control Register (CRCCR).....	866
23.2.2	CRC Data Input Register (CRCDIR).....	867
23.2.3	CRC Data Output Register (CRCDOR).....	867
23.3	CRC Operation Circuit Operation.....	868
23.4	Note on CRC Operation Circuit.....	871
23.5	Setting of Module Standby Function	871
Section 24 I ² C Bus Interface 2 (IIC2).....		873
24.1	Features.....	873
24.2	Register Descriptions	876
24.2.1	IIC2/SSU Select Register (ICSUSR).....	877
24.2.2	I ² C Bus Control Register 1 (ICCR1).....	878
24.2.3	I ² C Bus Control Register 2 (ICCR2).....	881
24.2.4	I ² C Bus Mode Register (ICMR).....	883
24.2.5	I ² C Bus Interrupt Enable Register (ICIER).....	884
24.2.6	I ² C Bus Status Register (ICSR).....	887
24.2.7	Slave Address Register (SAR).....	890
24.2.8	I ² C Bus Transmit Data Register (ICDRT)	891
24.2.9	I ² C Bus Receive Data Register (ICDRR).....	891
24.2.10	I ² C Bus Shift Register (ICDRS).....	891
24.3	Operation	892
24.3.1	I ² C Bus Format.....	892
24.3.2	Master Transmit Operation.....	893

24.3.3	Master Receive Operation	895
24.3.4	Slave Transmit Operation	897
24.3.5	Slave Receive Operation.....	900
24.3.6	Clock Synchronous Serial Format	901
24.3.7	Noise Filter Circuit	904
24.3.8	Example of Use.....	905
24.3.9	Selecting Digital Delay for the SDA Pin	909
24.4	Interrupt Request.....	910
24.5	Bit Synchronous Circuit.....	911
24.6	Usage Notes	912
24.6.1	SCL and SDA pins selected by PMC	912
24.6.2	Restriction on Use of Bit Manipulation Instructions to Set MST and TRS in Multi-Master Usage	912
24.6.3	Point for Caution Regarding the I ² C Bus Format in Master Transmit Mode and Master Receive Mode	913
24.6.4	Point for Caution regarding Access to the ICE Bit in ICCR1 and the IICRST Bit in ICCR2 during I ² C Bus Operations	914
Section 25 Synchronous Serial Communication Unit (SSU)		915
25.1	Features.....	915
25.2	Register Descriptions	917
25.2.1	IIC2/SSU Select Register (ICSUSR).....	917
25.2.2	SS Control Register H (SSCRH)	918
25.2.3	SS Control Register L (SSCRL)	919
25.2.4	SS Mode Register (SSMR).....	921
25.2.5	SS Mode Register 2 (SSMR2)	922
25.2.6	SS Enable Register (SSER)	925
25.2.7	SS Status Register (SSSR).....	926
25.2.8	SS Receive Data Register (SSRDR)	928
25.2.9	SS Transmit Data Register (SSTD).....	928
25.2.10	SS Shift Register (SSTRSR).....	929
25.3	Operation	930
25.3.1	Transfer Clock	930
25.3.2	Relationship between Clock Polarity and Phase, and Data.....	930
25.3.3	Relationship between Data Input/Output Pin and Shift Register	931
25.3.4	Communication Modes and Pin Functions	932
25.3.5	Operation in Clocked Synchronous Communication Mode	933
25.3.6	Operation in Four-Line Bus Communication Mode	940
25.3.7	$\overline{\text{SCS}}$ Pin Control and Arbitration	946
25.4	Interrupt Requests	947

25.5	Usage Notes	947
Section 26 Hardware LIN..... 949		
26.1	Overview.....	949
26.2	Register Configuration.....	950
26.2.1	LIN Control Register (LINCR).....	951
26.2.2	LIN Status Register (LINST).....	952
26.3	Operation	953
26.3.1	Master Mode.....	953
26.3.2	Slave Mode	956
26.3.3	Bus Conflict Detection Function	961
26.3.4	Terminating Hardware LIN	962
26.4	Interrupt Requests	963
26.5	Usage Note.....	963
Section 27 A/D Converter 965		
27.1	Features.....	965
27.2	Register Description	969
27.2.1	A/D Data Registers 0 to 7 (ADDR0 to ADDR7).....	970
27.2.2	A/D Control/Status Register (ADCSR)	970
27.2.3	A/D Control Register (ADCR)	973
27.2.4	A/D Mode Register (ADMR)	974
27.2.5	Compare Data Register (CMPR)	975
27.2.6	Compare Control Status Register (CMPCSR).....	976
27.2.7	Compare Voltage Registers H and L (CMPVALH and CMPVALL).....	978
27.3	Operation	980
27.4	A/D Conversion Mode Operation.....	981
27.4.1	Single Mode in A/D Conversion Mode	981
27.4.2	Scan Mode in A/D Conversion Mode.....	983
27.5	Compare Mode Operation.....	985
27.5.1	Single Mode in Compare Mode.....	985
27.5.2	Scan Mode in Comparison Mode	986
27.5.3	Input Sampling and A/D Conversion Time	987
27.5.4	External Trigger Input Timing.....	989
27.6	Interrupt Source	990
27.7	A/D Conversion Accuracy Definitions	991
27.8	Usage Notes	993
27.8.1	Module Standby Mode Setting	993
27.8.2	Permissible Signal Source Impedance.....	993
27.8.3	Influences on Absolute Precision.....	994

27.8.4	Setting Range of Analog Power Supply and Other Pins	994
27.8.5	Notes on Board Design	994
27.8.6	Notes on Noise Countermeasures	995
27.8.7	Notes on Analog Input Pins	996
Section 28	D/A Converter.....	997
28.1	Features.....	997
28.2	Register Descriptions	999
28.2.1	D/A Data Registers 0 and 1 (DADR0 and DADR1).....	999
28.2.2	D/A Control Register (DACR)	1000
28.3	Operation	1001
28.4	Usage Notes	1003
28.4.1	Setting for Module Stop Mode	1003
28.4.2	Operation in Standby Mode.....	1003
Section 29	Low-Voltage Detection Circuits.....	1005
29.1	Features.....	1006
29.2	Register Descriptions	1008
29.2.1	Low-Voltage Detection Circuit Control Protect Register (VDCPR)	1009
29.2.2	Low-Voltage Detection Circuit 2 Control Register H (LD2CRH)	1010
29.2.3	Low-Voltage Detection Circuit 2 Control Register L (LD2CRL)	1012
29.2.4	Low-Voltage Detection Circuit 1 Control Register H (LD1CRH)	1013
29.2.5	Low-Voltage Detection Circuit 1 Control Register L (LD1CRL)	1015
29.2.6	Low-Voltage Detection Circuit 0 Control Register H (LD0CRH)	1016
29.2.7	Low-Voltage Detection Circuit 0 Control Register L (LD0CRL)	1017
29.3	Operation	1018
29.3.1	Power-On Reset Function.....	1018
29.3.2	Low-Voltage Detection Circuit.....	1019
Section 30	List of Registers	1031
30.1	Register Addresses (Address Order).....	1032
30.2	Register Bits.....	1050
Section 31	Electrical Characteristics	1067
31.1	Absolute Maximum Ratings	1067
31.2	Electrical Characteristics	1068
31.2.1	Power Supply Voltage and Operating Ranges	1068
31.3	DC Characteristics	1070
31.4	AC Characteristics	1080
31.5	A/D Converter Characteristics	1088

31.6	D/A Converter Characteristics	1090
31.7	Flash Memory Characteristics	1091
31.8	Low-Voltage Detection Circuits Characteristics.....	1093
31.9	Power-On Reset Function Characteristics	1098
31.10	Timing Charts	1099
31.11	Output Load Circuit.....	1107
Appendix		1109
A.	Package Dimensions	1109
B.	Handling of Unused Pins	1113
Main Revisions and Additions in this Edition.....		1115
Index		1121

Section 1 Overview

1.1 Features

The H8S/Tiny series are CISC (complex instruction set computer) microcontrollers that incorporate an H8S/2000 CPU, which has an internal 16-bit architecture and provides upward compatibility with Renesas-original H8/300 and H8/300H CPUs.

The on-chip peripheral function modules include a data transfer controller, event link controller, serial communication interface 3, I²C bus interface 2, synchronous serial communication unit, hardware LIN communication interface, A/D and D/A converters, low-voltage detection circuit, and versatile timers. These modules realize low-cost systems. The power consumption of these modules can be controlled dynamically using power-down modes.

1.1.1 Applications

Examples of the applications include home appliances, office automation equipment, consumer equipment, and industrial equipment.

1.1.2 Overview of Functions

Table 1.1 lists the specifications of the products of this series.

Table 1.1 Overview of Functions

Classification	Module/ Function	Description
Memory	ROM	<ul style="list-style-type: none"> Flash memory version Program memory: 256 Kbytes, 192 Kbytes, 128 Kbytes, or 96 Kbytes Number of program/erase times: 1000 times Data flash: 4 Kbytes × two blocks Number of program/erase times: 10000 times
	RAM	<ul style="list-style-type: none"> Capacity: 12 Kbytes, 8 Kbytes
CPU	CPU	<ul style="list-style-type: none"> 16-bit high-speed H8S/2000 CPU (CISC type) Upwardly compatible with H8/300 and H8/300H CPUs at object level General-register architecture (sixteen 16-bit general registers) Eight addressing modes 16-Mbyte address space <ul style="list-style-type: none"> — Program: 16 Mbytes available — Data: 16 Mbytes available 65 basic instructions including bit operation instructions, multiply and divide instructions, bit manipulation instructions, and others Minimum instruction execution time: 50 ns (for an ADD instruction) while system clock $\phi = 20$ MHz and $V_{CC} = 2.7$ to 5.5 V
	Operating mode	Advanced single-chip mode

Classification	Module/ Function	Description
Interrupt (source)	Interrupt controller	<ul style="list-style-type: none"> • Nine external interrupt pins ($\overline{\text{NMI}}$, and $\overline{\text{IRQ7}}$ to $\overline{\text{IRQ0}}$) • Internal interrupt sources <ul style="list-style-type: none"> — 61 (H8S/20103R and H8S/20115R Groups) — 67 (H8S/20203R and H8S/20215R Groups) — 69 (H8S/20223R and H8S/20235R Groups) — 74 (H8S/20323R and H8S/20335R Groups) • Two interrupt control modes (specified by the interrupt control register) • Four interrupt priority orders specifiable (by setting the interrupt priority register) • Independent vector addresses
Clock	Clock pulse generator (CPG)	<ul style="list-style-type: none"> • Two clock generation circuits: main and sub-clock oscillators • Three on-chip oscillators <ul style="list-style-type: none"> — High speed: 40 MHz — Low speed: 125 kHz — Low speed dedicated for the WDT: 125 kHz • Three power-down modes: sleep mode, software standby mode, and module standby mode
Voltage detection	Low-voltage detection circuit (LVD)	Voltage drop detected
DMA	Data transfer controller (DTC)	<ul style="list-style-type: none"> • Transfer via any number of channels possible • Three transfer modes
A/D converter	A/D converter (ADC)	<ul style="list-style-type: none"> • 10-bit resolution \times eight to sixteen input channels • Sample and hold function included • Conversion time: 2 μs per channel • Two operating modes: single mode and scan mode • Three ways to start A/D conversion: software, timer trigger, and external pin trigger.
D/A converter	D/A converter (DAC)	<ul style="list-style-type: none"> • 8-bit resolution \times two input channels

Classification	Module/ Function	Description
Timers	Timer RA	8 bits × one channel (with 8-bit prescaler)
	Timer RB	8 bits × one channel (with 8-bit prescaler)
	Timer RC	16 bits × one channel (only available with H8S/20103R, H8S/20115R, H8S/20323R, and H8S/20335R Groups)
	Timer RD	16 bits × two channels (per unit) <ul style="list-style-type: none"> — Products of the H8S/20103R and H8S/20115R Groups have one unit. — Products of the H8S/20203R, H8S/20223R, H8S/20215R, H8S/20235R, H8S/20323R, and H8S/20335R Groups have two units.
	Timer RE	8 bits × one channel with real-time clock function
	Timer RG	16 bits × one channel with phase-counting mode
	Watchdog timer (WDT)	8 bit × one channel (on-chip low-speed OCO dedicated for the WDT)
	8-bit timers (TMR)* ¹	8 bits × two channels (dedicated for the average transfer rate generator)
Serial interfaces	Serial communication interface 3 (SCI3)	<ul style="list-style-type: none"> • Three channels (SCI3, SCI3_2, SCI3_X) (either for asynchronous or clock-synchronous communication) • Full-duplex communication capability • Any desired bit rate selectable
	Synchronous serial communication unit (SSU)	<ul style="list-style-type: none"> • IrDA (only available with channel 2) • On-chip average transfer rate generator (channel X only)*¹ • One channel (IIC2 and selection format) • Clock-synchronous communication with chip-select function

Classification	Module/ Function	Description
Serial interfaces	I ² C bus interface 2 (IIC2)	<ul style="list-style-type: none"> • One channel (SSU and selection format) • Continuous transmission and reception possible • Two transmission/reception formats <ul style="list-style-type: none"> — I²C bus format: generates start and stop conditions in master mode automatically, acknowledge bit, master or slave operation — Clock-synchronous serial format: no acknowledge bit, master operation only
	Hardware LIN interface	One channel (timer RA and SCI3 used)
	Serial communication interface X (SCIX)* ¹	<ul style="list-style-type: none"> • Realizes serial communications protocols where the signals are composed of a start frame and information frames <ul style="list-style-type: none"> — Master mode: output of break signals, detection of bus conflicts — Slave mode: output of break signals, data match detection • Includes a dedicated timer • Capable of LIN transfer
Event link controller (ELC)		Events (interrupts) generated by peripheral modules can be interconnected between modules, enabling cooperation between the modules without CPU intervention.
CRC operation circuit (CRC)* ¹		<ul style="list-style-type: none"> • CRC code generated for any desired data length in an 8-bit unit • CRC operation executed on eight bits in parallel • One of three generating polynomials selectable • CRC code generation for LSB-first or MSB-first communication selectable
I/O ports		<ul style="list-style-type: none"> • I/O pins <ul style="list-style-type: none"> — 55 (H8S/20103R and H8S/20115R Groups) — 69 (H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups) — 88 (H8S/20323R and H8S/20335R Groups) • Pull-up resistors settable for all ports • LED driving capability

Classification	Module/ Function	Description
Packages		<ul style="list-style-type: none"> • 64-pin QFP package (PLQP0064KB-A) <ul style="list-style-type: none"> — Former code: 64P6Q-A — Body size: 10 × 10 mm — Pin pitch: 0.50 mm • 64-pin QFP package (PLQP0064GA-A) <ul style="list-style-type: none"> — Former code: 64P6U-A — Body size: 14 × 14 mm — Pin pitch: 0.80 mm • 80-pin QFP package (PLQP0080JA-A) <ul style="list-style-type: none"> — Former code: FP-80W — Body size: 14 × 14 mm — Pin pitch: 0.65 mm • 100-pin QFP package (PLQP0100KB-A) <ul style="list-style-type: none"> — Former code: FP-100U — Body size: 14 × 14 mm — Pin pitch: 0.50 mm
Operating frequency/ Power supply voltage		<ul style="list-style-type: none"> • Operating frequency: 4 to 20 MHz • Power supply voltage: Vcc = 2.7 to 5.5 V, Avcc = 2.7 to 5.5 V
Operating ambient temperature (°C)		<ul style="list-style-type: none"> • -20 to +85°C (version N) • -40 to +85°C (version D)

- Notes:
1. The 8-bit timers (TMR), channel X (SCI3_X) of serial communication interface 3, serial communication interface X (SCIX), and the CRC operation circuit (CRC) are beyond the scope of support by the E100 full emulator.
 2. The H8S/20323R and H8S/20335R Groups are not supported by the E100 full emulator.

1.2 List of Products

Table 1.2 lists products of this series, and figure 1.1 shows how to read the part number.


Table 1.2 List of Products

Group	Part No.	ROM Capacity	RAM Capacity	Package	Remarks	
H8S/20103R	R4F20103RNFA	128 Kbytes	8 Kbytes	PLQP0064KB-A (LQFP1010-64)	Version N	
	R4F20102RNFA	96 Kbytes	8 Kbytes			
	R4F20103RNF B	128 Kbytes	8 Kbytes	PLQP0064GA-A (LQFP1414-64)		
	R4F20102RNF B	96 Kbytes	8 Kbytes			
	R4F20103RDFA	128 Kbytes	8 Kbytes	PLQP0064KB-A (LQFP1010-64)	Version D	
	R4F20102RDFA	96 Kbytes	8 Kbytes			
	R4F20103RD F B	128 Kbytes	8 Kbytes	PLQP0064GA-A (LQFP1414-64)		
	R4F20102RD F B	96 Kbytes	8 Kbytes			
	R4F20103RNXXXFA	128 Kbytes	8 Kbytes	PLQP0064KB-A (LQFP1010-64)	Version N	Shipped after programming of the user ROM*
	R4F20102RNXXXFA	96 Kbytes	8 Kbytes			
	R4F20103RNXXXFB	128 Kbytes	8 Kbytes	PLQP0064GA-A (LQFP1414-64)		
	R4F20102RNXXXFB	96 Kbytes	8 Kbytes			
	R4F20103RDXXXFA	128 Kbytes	8 Kbytes	PLQP0064KB-A (LQFP1010-64)	Version D	
	R4F20102RDXXXFA	96 Kbytes	8 Kbytes			
	R4F20103RDXXXFB	128 Kbytes	8 Kbytes	PLQP0064GA-A (LQFP1414-64)		
	R4F20102RDXXXFB	96 Kbytes	8 Kbytes			
H8S/20203R	R4F20203RNFD	128 Kbytes	8 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version N	
	R4F20202RNFD	96 Kbytes	8 Kbytes			
	R4F20203RD F D	128 Kbytes	8 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version D	
	R4F20202RD F D	96 Kbytes	8 Kbytes			
	R4F20203RNXXXFD	128 Kbytes	8 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version N	Shipped after programming of the user ROM*
	R4F20202RNXXXFD	96 Kbytes	8 Kbytes			
	R4F20203RDXXXFD	128 Kbytes	8 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version D	
	R4F20202RDXXXFD	96 Kbytes	8 Kbytes			

Group	Part No.	ROM Capacity	RAM Capacity	Package	Remarks	
H8S/20223R	R4F20223RNFD	128 Kbytes	8 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version N	
	R4F20222RNFD	96 Kbytes	8 Kbytes			
	R4F20223RDFD	128 Kbytes	8 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version D	
	R4F20222RDFD	96 Kbytes	8 Kbytes			
	R4F20223RNXXXFD	128 Kbytes	8 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version N	Shipped after programming of the user ROM*
	R4F20222RNXXXFD	96 Kbytes	8 Kbytes			
	R4F20223RDXXXFD	128 Kbytes	8 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version D	
	R4F20222RDXXXFD	96 Kbytes	8 Kbytes			
H8S/20323R	R4F20323RNFE	128 Kbytes	8 Kbytes	PLQP0100KB-A (LQFP1414-100)	Version N	
	R4F20322RNFE	96 Kbytes	8 Kbytes			
	R4F20323RDFE	128 Kbytes	8 Kbytes	PLQP0100KB-A (LQFP1414-100)	Version D	
	R4F20322RDFE	96 Kbytes	8 Kbytes			
	R4F20323RNXXXFE	128 Kbytes	8 Kbytes	PLQP0100KB-A (LQFP1414-100)	Version N	Shipped after programming of the user ROM*
	R4F20322RNXXXFE	96 Kbytes	8 Kbytes			
	R4F20323RDXXXFE	128 Kbytes	8 Kbytes	PLQP0100KB-A (LQFP1414-100)	Version D	
	R4F20322RDXXXFE	96 Kbytes	8 Kbytes			
H8S/20115R	R4F20115RNFA	256 Kbytes	12 Kbytes	PLQP0064KB-A (LQFP1010-64)	Version N	
	R4F20114RNFA	192 Kbytes	12 Kbytes			
	R4F20115RNFB	256 Kbytes	12 Kbytes	PLQP0064GA-A (LQFP1414-64)		
	R4F20114RNFB	192 Kbytes	12 Kbytes			
	R4F20115RDFA	256 Kbytes	12 Kbytes	PLQP0064KB-A (LQFP1010-64)	Version D	
	R4F20114RDFA	192 Kbytes	12 Kbytes			
	R4F20115RDFB	256 Kbytes	12 Kbytes	PLQP0064GA-A (LQFP1414-64)		
	R4F20114RDFB	192 Kbytes	12 Kbytes			
	R4F20115RNXXXFA	256 Kbytes	12 Kbytes	PLQP0064KB-A (LQFP1010-64)	Version N	Shipped after programming of the user ROM*
	R4F20114RNXXXFA	192 Kbytes	12 Kbytes			
	R4F20115RNXXXFB	256 Kbytes	12 Kbytes	PLQP0064GA-A (LQFP1414-64)		
	R4F20114RNXXXFB	192 Kbytes	12 Kbytes			
	R4F20115RDXXXFA	256 Kbytes	12 Kbytes	PLQP0064KB-A (LQFP1010-64)	Version D	
	R4F20114RDXXXFA	192 Kbytes	12 Kbytes			
	R4F20115RDXXXFB	256 Kbytes	12 Kbytes	PLQP0064GA-A (LQFP1414-64)		
	R4F20114RDXXXFB	192 Kbytes	12 Kbytes			

Group	Part No.	ROM Capacity	RAM Capacity	Package	Remarks	
H8S/20215R	R4F20215RNFD	256 Kbytes	12 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version N	
	R4F20214RNFD	192 Kbytes	12 Kbytes			
	R4F20215RDFFD	256 Kbytes	12 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version D	
	R4F20214RDFFD	192 Kbytes	12 Kbytes			
	R4F20215RNXXXFD	256 Kbytes	12 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version N	Shipped after programming of the user ROM*
	R4F20214RNXXXFD	192 Kbytes	12 Kbytes			
	R4F20215RDXXXFD	256 Kbytes	12 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version D	
	R4F20214RDXXXFD	192 Kbytes	12 Kbytes			
H8S/20235R	R4F20235RNFD	256 Kbytes	12 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version N	
	R4F20234RNFD	192 Kbytes	12 Kbytes			
	R4F20235RDFFD	256 Kbytes	12 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version D	
	R4F20234RDFFD	192 Kbytes	12 Kbytes			
	R4F20235RNXXXFD	256 Kbytes	12 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version N	Shipped after programming of the user ROM*
	R4F20234RNXXXFD	192 Kbytes	12 Kbytes			
	R4F20235RDXXXFD	256 Kbytes	12 Kbytes	PLQP0080JA-A (LQFP1414-80)	Version D	
	R4F20234RDXXXFD	192 Kbytes	12 Kbytes			
H8S/20335R	R4F20335RNFE	256 Kbytes	12 Kbytes	PLQP0100KB-A (LQFP1414-100)	Version N	
	R4F20334RNFE	192 Kbytes	12 Kbytes			
	R4F20335RDFFE	256 Kbytes	12 Kbytes	PLQP0100KB-A (LQFP1414-100)	Version D	
	R4F20334RDFFE	192 Kbytes	12 Kbytes			
	R4F20335RNXXXFE	256 Kbytes	12 Kbytes	PLQP0100KB-A (LQFP1414-100)	Version N	Shipped after programming of the user ROM*
	R4F20334RNXXXFE	192 Kbytes	12 Kbytes			
	R4F20335RDXXXFE	256 Kbytes	12 Kbytes	PLQP0100KB-A (LQFP1414-100)	Version D	
	R4F20334RDXXXFE	192 Kbytes	12 Kbytes			

Note: * These are shipped after programming of the user ROM number.

**Figure 1.1 How to Read the Part Number**

1.3 Block Diagram




Figure 1.2 Block Diagram of the H8S/20103R and H8S/20115R Groups




Figure 1.3 Block Diagram of the H8S/20203R and H8S/20215R Groups




Figure 1.4 Block Diagram of the H8S/20223R and H8S/20235R Groups




Figure 1.5 Block Diagram of the H8S/20323R and H8S/20335R Groups

1.4 Pin Assignments




Figure 1.6 Pin Assignment of the H8S/20103R and H8S/20115R Groups




Figure 1.7 Pin Assignment of the H8S/20203R and H8S/20215R Groups




Figure 1.8 Pin Assignment of the H8S/20223R and H8S/20235R Groups




Figure 1.9 Pin Assignment of the H8S/20323R and H8S/20335R Groups

1.4.1 Pin Functions

Table 1.3 Pin Functions

Classification	Symbol	Pin No.			I/O	Description
		H8S/20103R and H8S/20115R Groups	H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups	H8S/20323R and H8S/20335R Groups		
Power supply	V_{CC}	12	12	12, 69	Input	Power supply pin. Connect this pin to the system power supply.
	V_{SS}	9	9, 50	9, 63	Input	Ground pin. Connect this pin to the system power supply (0 V).
	AV_{CC}	3	3	3	Input	Analog power supply pin for A/D and D/A converters. When neither the A/D nor D/A converter is in use, connect this pin to the system power supply.
	AV_{SS}	6	74	94	Input	Analog ground pin for A/D and D/A converters. Connect this pin to the system power supply (0 V).
	AVref	—	—	4	Input	Reference voltage input pin for the A/D and D/A converters. Set this to the same voltage as that on AV_{CC} . When neither the A/D nor D/A converter is in use, connect this pin to the system power supply.

Classification	Symbol	Pin No.			I/O	Description
		H8S/20103R and H8S/20115R Groups	H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups	H8S/20323R and H8S/20335R Groups		
Clock	OSC1	11	11	11	Input	Pins to be connected to a crystal or ceramic resonator for the system clock. An external clock can also be input to OSC1. When the on-chip oscillator is used, the system clock signal can be output from CLKOUT. For connection examples, see section 5, Clock Pulse Generator.
	OSC2/ CLKOUT	10	10	10	Output	
	X1	5	5	6	Input	
	X2	4	4	5	Output	Pins to be connected to a crystal resonator for the 32.768-kHz sub-clock. For connection examples, see section 5, Clock Pulse Generator.
System control	RES	7	7	7	Input	Reset pin. Applying a low level signal to this pin resets this LSI.
	TEST	8	8	8	Input	Test pin. Connect this pin to V_{SS} .
External interrupt	\overline{NMI}	35	13	13	Input	Non-maskable interrupt request input pin. Be sure to pull up this pin with a resistor.
	$\overline{IRQ0}$ to $\overline{IRQ7}$	52 to 54* ¹ , 21 to 23	37, 38, 56, 57, 25 to 28	42, 43, 70, 71, 30 to 33	Input	External interrupt request input pins. Either rising, falling, or rising/falling edge of these pins can be detected.

Classification	Symbol	Pin No.			I/O	Description
		H8S/20103R and H8S/20115R Groups	H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups	H8S/20323R and H8S/20335R Groups		
Timer RA	TRAIO	41	16	16	I/O	Pin for pulse output, count source input, and input of pulses to be measured.
	TRAO	*2	*2	18	Output	Pin for inverted pulse output.
Timer RB	TRGB	*2	*2	17	Input	Pin for trigger input.
	TRBO	42	15	15	Output	Pin for pulse output and PWM output.
Timer RC*3	FTCI	16	—	25	Input	Pin for external event input.
	FTIOA to FTIOD	20 to 17	—	29 to 26	I/O	Pins for output-compare output, input-capture input, and PWM output.
	TRGC	20	—	29	Input	Pin for external trigger input.
	TRCOI	47	—	68	Input	Pin for inputting the timer-output enable or disable signal.
Timer RD_0	FTIOA0	36	42	55	I/O	Pin for output-compare output, input-capture input, and external clock input.
	FTIOB0	34	43	56	I/O	Pin for output-compare output, input-capture input, and PWM output.

Classification	Symbol	Pin No.			I/O	Description
		H8S/20103R and H8S/20115R Groups	H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups	H8S/20323R and H8S/20335R Groups		
Timer RD_0	FTIOC0	33	44	57	I/O	Pin for output-compare output, input-capture input, and PWM synchronous output (at reset or in complementary PWM mode).
	FTIOD0	32	45	58	I/O	Pin for output-compare output, input-capture input, and PWM output.
	FTIOA1	37	46	59	I/O	Pin for output-compare output, input-capture input, and PWM output (at reset or in complementary PWM mode).
	FTIOB1 to FTIOD1	38 to 40	47 to 49	60 to 62	I/O	Pins for output-compare output, input-capture input, and PWM output.
	TRDOI_0	51	51	64	Input	Pin for inputting the timer-output enable or disable signal.
Timer RD_1*5	FTIOA2	—	62	82	I/O	Pin for output-compare output, input-capture input, and external clock input.
	FTIOB2	—	63	83	I/O	Pin for output-compare output, input-capture input, and PWM output.

Classification	Symbol	Pin No.			I/O	Description
		H8S/20103R and H8S/20115R Groups	H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups	H8S/20323R and H8S/20335R Groups		
Timer RD_1* ⁵	FTIOC2	—	64	84	I/O	Pin for output-compare output, input-capture input, and PWM synchronous output (at reset or in complementary PWM mode).
	FTIOD2	—	65	85	I/O	Pin for output-compare output, input-capture input, and PWM output.
	FTIOA3	—	58	72	I/O	Pin for output-compare output, input-capture input, and PWM output (at reset or in complementary PWM mode).
	FTIOB3 to FTIOD3	—	59 to 61	73, 74, 81	I/O	Pins for output-compare output, input-capture input, and PWM output.
	TRDOI_1	—	* ⁴	* ⁴	Input	Pin for inputting the timer-output enable or disable signal.
Timer RE	TREO	43	14	14	Output	Pin for clock signal output.
Timer RG	TCLKA	31	36	41	Input	Pins for external clock input.
	TCLKB	30	35	40		
	TGIOA	29	34	39	I/O	Pins for output-compare output, input-capture input, and PWM output.
	TGIOB	28	33	38		

Pin No.

Classification	Symbol	Pin No.			I/O	Description
		H8S/20103R and H8S/20115R Groups	H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups	H8S/20323R and H8S/20335R Groups		
Serial communication interface 3 (SCI3)	TXD	46	54	67	Output	Output pins for data transmission.
	TXD_2	50	39	44		
	TXD_X	13	17	22		
	RXD	45	53	66	Input	Input pins for data reception.
	RXD_2	49	40	45		
	RXD_X	14	18	23		
	SCK3	44	52	65	I/O	Input/output pins for clock signals.
	SCK3_2	48	41	54		
SCK3_X	15	19	24			
Serial communication interface X (SCIX)	TXDX	13	17	22	Output	Output pin for data transmission.
	RXDX	14, 13	18, 17	23, 22	Input	Input pin for data reception.
I ² C bus interface 2 (IIC2)	SDA	26	30	35	I/O	Input/output pin for I ² C data. Bus can be directly driven by the NMOS open-drain output. When this pin is used, an external pull-up resistor is required.
	SCL	27	29	34	I/O	Input/output pin for I ² C clock signal. Bus can be directly driven by the NMOS open-drain output. When this pin is used, an external pull-up resistor is required.

Classification	Symbol	Pin No.			I/O	Description
		H8S/20103R and H8S/20115R Groups	H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups	H8S/20323R and H8S/20335R Groups		
Synchronous serial communication unit (SSU)	SCS	26	30	35	I/O	Input/output pin for the chip select signal.
	SSCK	25	31	36	I/O	Input/output pin for the clock signal.
	SSI	27	29	34	I/O	Input/output pin for data transmission/reception.
	SSO	24	32	37	I/O	Input/output pin for data transmission/reception.
AD converter_1	AN11 to ANO* ⁶	2, 1, 64, 63, 59 to 62	73 to 70, 2, 1, 80 to 75	93 to 90, 2, 1, 100 to 95	Input	Analog input pins.
	ADTRG1 * ¹²	* ⁷	* ⁷	* ⁷	Input	Input pin for the conversion-start trigger signal.
AD converter_2* ⁸	AN3_2 to ANO_2	—	69 to 66	89 to 86	Input	Analog input pins.
	ADTRG2	—	* ⁷	* ⁷	Input	Input pin for the conversion-start trigger signal.
DA converter	DA1	2	2	2	Output	Analog output pins.
	DA0	1	1	1		
I/O ports	P17 to P10* ⁹	23 to 21, 54 to 52	28 to 25, 57, 56, 38, 37	33 to 30, 71, 70, 43, 42	I/O	8-bit input/output port pins.
	P27 to P20	50, 49, 48, 51, 47 to 44	39 to 41, 51, 55 to 52	44, 45, 54, 64, 68 to 65	I/O	8-bit input/output port pins.
	P37 to P30	13 to 20	17 to 24	22 to 29	I/O	8-bit input/output port pins.
	P47 to P40* ¹³	—	—	46 to 53	I/O	8-bit input/output port pins.
	P57 to P50	27 to 24, 28 to 31	29 to 36	34 to 41	I/O	8-bit input/output port pins.

Classification	Symbol	Pin No.			I/O	Description
		H8S/20103R and H8S/20115R Groups	H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups	H8S/20323R and H8S/20335R Groups		
I/O ports	P67 to P60	40 to 37, 32 to 34, 36	49 to 42	62 to 55	I/O	8-bit input/output port pins.
	P77 to P72* ¹⁴	—	—	80 to 75	I/O	6-bit input/output port pins.
	P87 to P80* ¹⁵	43 to 41	14 to 16	14 to 21	I/O	8-bit input/output port pins.
	P97 to P90* ¹⁰	—	61 to 58, 65 to 62	81, 74 to 72, 85 to 82	I/O	8-bit input/output port pins.
	PA7 to PA0* ¹¹	58 to 55	69 to 66, 73 to 70	89 to 86, 93 to 90	I/O	8-bit input/output port pins.
	PB7 to PB0	2, 1, 64, 63, 59 to 62	2, 1, 80 to 75	2, 1, 100 to 95	I/O	8-bit input/output port pins.
	PJ1 and PJ0	10, 11	10, 11	10, 11	I/O	2-bit input/output port pins.

- Notes:
1. In the H8S/20103R and H8S/20115R Groups, the $\overline{\text{IRQ0}}$ and $\overline{\text{IRQ4}}$ pins are not available with the initial setting of the PMC.
 2. In the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups, the TRAO and TRGB pins are not available with the initial setting of the PMC.
 3. The H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups do not incorporate timer RC.
 4. The $\overline{\text{TRDOI}}_1$ pin is not available with the initial setting of the PMC.
 5. The H8S/20103R and H8S/20115R Groups do not incorporate timer RD₁.
 6. In the H8S/20103R and H8S/20115R Groups, AN8 to AN11 are not available.
 7. The $\overline{\text{ADTRG1}}$ and $\overline{\text{ADTRG2}}$ pins are not available with the initial setting of the PMC.
 8. The H8S/20103R, H8S/20203R, H8S/20115R, and H8S/20215R Groups do not incorporate A/D converter₂.
 9. The H8S/20103R and H8S/20115R Groups do not provide P14 or P10.
 10. The H8S/20103R and H8S/20115R Groups do not provide P97 to P90.
 11. The H8S/20103R and H8S/20115R Groups do not provide PA3 to PA0.
 12. This can also be used as the A/D conversion start trigger for A/D converter 2 in products of the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups.
 13. The H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups do not provide P47 to P40.

14. The H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups do not provide P77 to P72.
15. The H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups do not provide P84 to P80.

Section 2 CPU

The H8S/2000 CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2000 CPU has sixteen 16-bit general registers, can address a 16-Mbyte linear address space, and is ideal for realtime control.

This section describes the H8S/2000 CPU.

2.1 Features

- Upward-compatibility with H8/300 and H8/300H CPUs
Can execute H8/300 and H8/300H CPU object programs
- General-register architecture
Sixteen 16-bit general registers also usable as sixteen 8-bit registers or eight 32-bit registers
- Sixty-five basic instructions
 - 8/16/32-bit arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
 - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
 - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
 - Memory indirect [@@aa:8]
- 16-Mbyte address space
 - Program: 16 Mbytes
 - Data: 16 Mbytes

- High-speed operation
 - All frequently-used instructions are executed in one or two states
 - 8/16/32-bit register-register add/subtract: 1 state
 - 8×8 -bit register-register multiply: 12 states (MULXU.B), 13 states (MULXS.B)
 - $16 \div 8$ -bit register-register divide: 12 states (DIVXU.B)
 - 16×16 -bit register-register multiply: 20 states (MULXU.W), 21 states (MULXS.W)
 - $32 \div 16$ -bit register-register divide: 20 states (DIVXU.W)
- Two CPU operating modes
 - Normal mode
 - Advanced mode
- Power-down state
 - Transition to power-down state by SLEEP instruction
 - Selectable CPU clock speed

2.1.1 Differences between H8S/2600 CPU and H8S/2000 CPU

The differences between the H8S/2600 CPU and the H8S/2000 CPU are as shown below.

- Register configuration
 - The MAC register is supported only by the H8S/2600 CPU.
- Basic instructions
 - The four instructions MAC, CLRMAC, LDMAC, and STMAC are supported only by the H8S/2600 CPU.
- The number of execution states of the MULXU and MULXS instructions

Instruction	Mnemonic	Execution States	
		H8S/2600	H8S/2000
MULXU	MULXU.B Rs, Rd	3	12
	MULXU.W Rs, ERd	4	20
MULXS	MULXS.B Rs, Rd	4	13
	MULXS.W Rs, ERd	5	21

In addition, there are differences in address space, CCR and EXR register functions, power-down modes, etc., depending on the model.

2.1.2 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8S/2000 CPU has the following enhancements.

- More general registers and control registers
Eight 16-bit extended registers, and one 8-bit and two 32-bit control registers, have been added.
- Expanded address space
Normal mode supports the same 64-Kbyte address space as the H8/300 CPU.
Advanced mode supports a maximum 16-Mbyte address space.
- Enhanced addressing
The addressing modes have been enhanced to make effective use of the 16-Mbyte address space.
- Enhanced instructions
Addressing modes of bit-manipulation instructions have been enhanced.
Signed multiply and divide instructions have been added.
Two-bit shift and two-bit rotate instructions have been added.
Instructions for saving and restoring multiple registers have been added.
A test and set instruction has been added.
- Higher speed
Basic instructions are executed twice as fast.

2.1.3 Differences from H8/300H CPU

In comparison to the H8/300H CPU, the H8S/2000 CPU has the following enhancements.

- Additional control register
One 8-bit control register has been added.
- Enhanced instructions
Addressing modes of bit-manipulation instructions have been enhanced.
Two-bit shift and two-bit rotate instructions have been added.
Instructions for saving and restoring multiple registers have been added.
A test and set instruction has been added.
- Higher speed
Basic instructions are executed twice as fast.

2.2 CPU Operating Modes

The H8S/2000 CPU has two operating modes: normal and advanced. Note that this LSI supports only advanced mode. Advanced mode supports a maximum 16-Mbyte address space.

2.2.1 Advanced Mode

- Address space

Linear access to a maximum address space of 16 Mbytes is possible.

- Extended registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers. They can also be used as the upper 16-bit segments of 32-bit registers or address registers.

- Instruction set

All instructions and addressing modes can be used.

- Exception vector table and memory indirect branch addresses

In advanced mode, the top area starting at H'00000000 is allocated to the exception vector table in 32-bit units. In each 32 bits, the upper 8 bits are ignored and a branch address is stored in the lower 24 bits (see figure 2.1). For details of the exception vector table, see section 3, Exception Handling.




Figure 2.1 Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In advanced mode, the operand is a 32-bit longword operand, providing a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is regarded as H'00. Branch addresses can be stored in the area from H'00000000 to H'000000FF. Note that the top area of this range is also used for the exception vector table.

- Stack structure

In advanced mode, the program counter (PC) is pushed onto the stack in a subroutine call, and the PC and condition-code register (CCR) are pushed onto the stack in exception handling. They are stored as shown in figure 2.2. EXR is not pushed onto the stack in interrupt control mode 0. For details, see section 3, Exception Handling.




Figure 2.2 Stack Structure in Advanced Mode

2.3 Address Space

Figure 2.3 shows a memory map of the H8S/2000 CPU. The H8S/2000 CPU provides linear access to a maximum 16-Mbyte (architecturally 4-Gbyte) address space in advanced mode. The usable modes and address spaces differ depending on the product.




Figure 2.3 Memory Map (1) (H8S/20103R Group)




Figure 2.3 Memory Map (2) (H8S/20203R Group)




Figure 2.3 Memory Map (3) (H8S/20223R Group)




Figure 2.3 Memory Map (4) (H8S/20323R Group)




Figure 2.3 Memory Map (5) (H8S/20115R Group)




Figure 2.3 Memory Map (6) (H8S/20215R Group)




Figure 2.3 Memory Map (7) (H8S/20235R Group)




Figure 2.3 Memory Map (8) (H8S/20235R Group)

2.4 Register Configuration

The H8S/2000 CPU has the internal registers shown in figure 2.4. There are two types of registers: general registers and control registers. Control registers are a 24-bit program counter (PC), an 8-bit extended control register (EXR), and an 8-bit condition code register (CCR).




Figure 2.4 CPU Internal Registers

2.4.1 General Registers

The H8S/2000 CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.5 illustrates the usage of the general registers. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

When the general registers are used as 16-bit registers, the ER registers are divided into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

When the general registers are used as 8-bit registers, the R registers are divided into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum sixteen 8-bit registers.

The usage of each register can be selected independently.

General register ER7 has the function of the stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.6 shows the stack.




Figure 2.5 Usage of General Registers




Figure 2.6 Stack

2.4.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched for read, the least significant PC bit is regarded as 0.)

2.4.3 Extended Control Register (EXR)

EXR is an 8-bit register that can be operated by the LDC, STC, ANDC, ORC, and XORC instructions. When an instruction other than STC is executed, all interrupts including NMI are masked in three states after the instruction is completed.

Bit	Symbol	Bit Name	Description	R/W
7	T	Trace bit	0: Consecutively executes instructions. 1: Starts trace exception processing each time an instruction is executed.	R/W
6 to 3	—	Reserved	These bits are always read as 1.	—
2 to 0	I2*	Interrupt request mask level 2 to 0	These bits specify interrupt request mask levels (0 to 3). For details, see section 4, Interrupt Controller.	R/W

Note: * The I2-bit is reserved in this product. The I2 bit is set to 1 if an interrupt is accepted, but this does not affect the mask level for interrupt requests.

2.4.4 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

Bit	Symbol	Bit Name	Description	R/W
7	I	Interrupt mask bit	0: Does not mask interrupts. 1: Masks interrupts.	R/W
6	UI	User bit or interrupt mask bit	This bit does not affect this LSI operation.	R/W
5	H	Half-carry flag	[Setting conditions] <ul style="list-style-type: none"> If there is a carry or borrow bit 3 when the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B or NEG.B instruction is executed. If there is a carry or borrow at bit 11 when the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed. If there is a carry or borrow at bit 27 when the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed. [Clearing condition] When none of the above setting conditions are satisfied.	R/W
4	U	User bit	This bit does not affect the LSI operation.	R/W
3	N	Negative flag	[Setting condition] When the execution result is negative. [Clearing condition] When the execution result is not negative.	R/W

Bit	Symbol	Bit Name	Description	R/W
2	Z	Zero flag	[Setting condition] When data is zero. [Clearing condition] When data is not zero.	R/W
1	V	Overflow flag	[Setting condition] When an overflow occurs after an arithmetic instruction has been executed. [Clearing condition] When no overflow occurs after an arithmetic instruction has been executed.	R/W
0	C	Carry flag	[Setting condition] When a carry occurs after an instruction has been executed. [Clearing condition] When no carry occurs after an instruction has been executed.	R/W

- **I (interrupt mask bit)**
This bit masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence. For details, see section 4, Interrupt Controller.
- **UI (user bit/interrupt mask bit)**
This bit can be written to and read from by software using the LDC, STC, ANDC, ORC, and XORC instructions.
For this LSI, interrupt mask bit is not available.
- **H (half carry flag)**
When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

- U (user bit)
This bit can be written to and read from by software using the LDC, STC, ANDC, ORC, and XORC instructions.
- N (negative bit)
This bit stores the value of the most significant bit of data as a sign bit.
- C (carry flag)
This flag is set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:
 - Add instructions, to indicate a carry
 - Subtract instructions, to indicate a borrow
 - Shift and rotate instructions, to indicate a carryThe carry flag is also used as a bit accumulator by bit manipulation instructions.

2.4.5 Initial Register Values

Reset exception handling loads the CPU's program counter (PC) from the vector table, clears the trace (T) bit in EXR to 0, and sets the interrupt mask (I) bits in CCR and EXR to 1. The other CCR bits and the general registers are not initialized. Note that the stack pointer (ER7) is undefined. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.

2.5 Data Formats

The H8S/2000 CPU can process 1-bit, 4-bit BCD, 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n ($n = 0, 1, 2, \dots, 7$) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

2.5.1 General Register Data Formats

Figure 2.7 shows the data formats of general registers.




Figure 2.7 General Register Data Formats (1)




Figure 2.7 General Register Data Formats (2)

2.5.2 Memory Data Formats

Figure 2.8 shows the data formats in memory. The H8S/2000 CPU can access word data and longword data in memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0, so the access starts at the preceding address. This also applies to instruction fetches.

When SP (ER7) is used as an address register to access the stack, the operand size should be word size or longword size.




Figure 2.8 Memory Data Formats

2.6 Instruction Set

The H8S/2000 CPU has 65 types of instructions. The instructions are classified by function as shown in table 2.1.

Table 2.1 Instruction Classification

Function	Instructions	Size	Types
Data transfer	MOV	B/W/L	5
	POP ^{*1} , PUSH ^{*1}	W/L	
	LDM ^{*5} , STM ^{*5}	L	
	MOVFP ^{*3} , MOVTP ^{*3}	B	
Arithmetic operations	ADD, SUB, CMP, NEG	B/W/L	19
	ADDX, SUBX, DAA, DAS	B	
	INC, DEC	B/W/L	
	ADDS, SUBS	L	
	MULXU, DIVXU, MULXS, DIVXS	B/W	
	EXTU, EXTS	W/L	
	TAS ^{*4}	B	
Logic operations	AND, OR, XOR, NOT	B/W/L	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	B/W/L	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, BIAN, BOR, BIOR, BXOR, BIXOR	B	14
Branch	B _{cc} ^{*2} , JMP, BSR, JSR, RTS	—	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	—	9
Block data transfer	EEPMOV	—	1
			Total: 65

Notes: B: Byte size; W: Word size; L: Longword size.

1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W Rn, @-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L ERn, @-SP.
2. B_{cc} is the general name for conditional branch instructions.
3. Cannot be used in this LSI.
4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
5. The ER7 register is used as a stack pointer in an STM and LDM instructions. Accordingly, ER7 cannot be stored by STM or loaded by LDM.

2.6.1 Table of Instructions Classified by Function

Tables 2.3 to 2.10 summarize the instructions in each functional category. The notation used in tables 2.3 to 2.10 is defined below.

Table 2.2 Operation Notation

Symbol	Description
Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
-	Subtraction
×	Multiplication
÷	Division
^	Logical AND
∨	Logical OR
⊕	Logical exclusive OR
→	Move
~	NOT (logical complement)
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

Table 2.3 Data Transfer Instructions

Instruction	Size^{*1}	Function
MOV	B/W/L	(EAs) → Rd, Rs → (EAd) Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
MOVFP	B	Cannot be used in this LSI.
MOVTP	B	Cannot be used in this LSI.
POP	W/L	@SP+ → Rn Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn
PUSH	W/L	Rn → @-SP Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.
LDM ^{*2}	L	@SP+ → Rn (register list) Pops two or more general registers from the stack.
STM ^{*2}	L	Rn (register list) → @-SP Pushes two or more general registers onto the stack.

Notes: 1. Size refers to the operand size.

B: Byte

W: Word

L: Longword

2. The ER7 register is used as a stack pointer in the STM and LDM instructions. Accordingly, ER7 cannot be stored by STM or loaded by LDM.

Table 2.4 Arithmetic Operations Instructions (1)

Instruction	Size*	Function
ADD	B/W/L	$Rd \pm Rs \rightarrow Rd, Rd \pm \#IMM \rightarrow Rd$
SUB		Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register. (Subtraction on immediate data and data in a general register cannot be performed in bytes. Use the SUBX or ADD instruction.)
ADDX	B	$Rd \pm Rs \pm C \rightarrow Rd, Rd \pm \#IMM \pm C \rightarrow Rd$
SUBX		Performs addition or subtraction with carry on data in two general registers, or on immediate data and data in a general register.
INC	B/W/L	$Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd$
DEC		Adds or subtracts the value 1 or 2 to or from data in a general register. (Only the value 1 can be added to or subtracted from byte operands.)
ADDS	L	$Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd, Rd \pm 4 \rightarrow Rd$
SUBS		Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.
DAA	B	Rd (decimal adjust) $\rightarrow Rd$
DAS		Decimal-adjusts an addition or subtraction result in a general register by referring to CCR to produce 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
DIVXU	B/W	$Rd \div Rs \rightarrow Rd$ Performs unsigned division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder.

Note: * Size refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.4 Arithmetic Operations Instructions (2)

Instruction	Size*¹	Function
DIVXS	B/W	Rd \div Rs \rightarrow Rd Performs signed division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder.
CMP	B/W/L	Rd $-$ Rs, Rd $-$ #IMM Compares data in a general register with data in another general register or with immediate data, and sets the CCR bits according to the result.
NEG	B/W/L	0 $-$ Rd \rightarrow Rd Takes the two's complement (arithmetic complement) of data in a general register.
EXTU	W/L	Rd (zero extension) \rightarrow Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
EXTS	W/L	Rd (sign extension) \rightarrow Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.
TAS* ²	B	@ERd $-$ 0, 1 \rightarrow (<bit 7> of @ERd) Tests memory contents, and sets the most significant bit (bit 7) to 1.

Notes: 1. Size refers to the operand size.

B: Byte
W: Word
L: Longword

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

Table 2.5 Logic Operations Instructions

Instruction	Size*	Function
AND	B/W/L	$Rd \wedge Rs \rightarrow Rd, Rd \wedge \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data.
OR	B/W/L	$Rd \vee Rs \rightarrow Rd, Rd \vee \#IMM \rightarrow Rd$ Performs a logical OR operation on a general register and another general register or immediate data.
XOR	B/W/L	$Rd \oplus Rs \rightarrow Rd, Rd \oplus \#IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	B/W/L	$\sim Rd \rightarrow Rd$ Takes the one's complement (logical complement) of data in a general register.

Note: * Size refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.6 Shift Instructions

Instruction	Size*	Function
SHAL	B/W/L	Rd (shift) → Rd
SHAR		Performs an arithmetic shift on data in a general register. 1-bit or 2 bit shift is possible.
SHLL	B/W/L	Rd (shift) → Rd
SHLR		Performs a logical shift on data in a general register. 1-bit or 2 bit shift is possible.
ROTL	B/W/L	Rd (rotate) → Rd
ROTR		Rotates data in a general register. 1-bit or 2 bit rotation is possible.
ROTXL	B/W/L	Rd (rotate) → Rd
ROTXR		Rotates data including the carry flag in a general register. 1-bit or 2 bit rotation is possible.

Note: * Size refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.7 Bit Manipulation Instructions (1)

Instruction	Size*	Function
BSET	B	$1 \rightarrow (\text{<bit-No.> of <EAd>})$ Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BCLR	B	$0 \rightarrow (\text{<bit-No.> of <EAd>})$ Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BNOT	B	$\sim (\text{<bit-No.> of <EAd>}) \rightarrow (\text{<bit-No.> of <EAd>})$ Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BTST	B	$\sim (\text{<bit-No.> of <EAd>}) \rightarrow Z$ Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BAND	B	$C \wedge (\text{<bit-No.> of <EAd>}) \rightarrow C$ Logically ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIAND	B	$C \wedge (\sim \text{<bit-No.> of <EAd>}) \rightarrow C$ Logically ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.
BOR	B	$C \vee (\text{<bit-No.> of <EAd>}) \rightarrow C$ Logically ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIOR	B	$C \vee (\sim \text{<bit-No.> of <EAd>}) \rightarrow C$ Logically ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.

Note: * Size refers to the operand size.

B: Byte

Table 2.7 Bit Manipulation Instructions (2)

Instruction	Size*	Function
BXOR	B	$C \oplus \langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle \rightarrow C$ Logically exclusive-ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIXOR	B	$C \oplus \sim \langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle \rightarrow C$ Logically exclusive-ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.
BLD	B	$\langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle \rightarrow C$ Transfers a specified bit in a general register or memory operand to the carry flag.
BILD	B	$\sim \langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle \rightarrow C$ Transfers the inverse of a specified bit in a general register or memory operand to the carry flag. The bit number is specified by 3-bit immediate data.
BST	B	$C \rightarrow \langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle$ Transfers the carry flag value to a specified bit in a general register or memory operand.
BIST	B	$\sim C \rightarrow \langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle$ Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data.

Note: * Size refers to the operand size.

B: Byte

Table 2.8 Branch Instructions

Instruction	Size	Function																																																			
Bcc	—	Branches to a specified address if a specified condition is true. The branching conditions are listed below.																																																			
		<table border="1"> <thead> <tr> <th>Mnemonic</th> <th>Description</th> <th>Condition</th> </tr> </thead> <tbody> <tr> <td>BRA (BT)</td> <td>Always (true)</td> <td>Always</td> </tr> <tr> <td>BRN (BF)</td> <td>Never (false)</td> <td>Never</td> </tr> <tr> <td>BHI</td> <td>High</td> <td>$C \vee Z = 0$</td> </tr> <tr> <td>BLS</td> <td>Low or same</td> <td>$C \vee Z = 1$</td> </tr> <tr> <td>BCC (BHS)</td> <td>Carry clear (high or same)</td> <td>$C = 0$</td> </tr> <tr> <td>BCS (BLO)</td> <td>Carry set (low)</td> <td>$C = 1$</td> </tr> <tr> <td>BNE</td> <td>Not equal</td> <td>$Z = 0$</td> </tr> <tr> <td>BEQ</td> <td>Equal</td> <td>$Z = 1$</td> </tr> <tr> <td>BVC</td> <td>Overflow clear</td> <td>$V = 0$</td> </tr> <tr> <td>BVS</td> <td>Overflow set</td> <td>$V = 1$</td> </tr> <tr> <td>BPL</td> <td>Plus</td> <td>$N = 0$</td> </tr> <tr> <td>BMI</td> <td>Minus</td> <td>$N = 1$</td> </tr> <tr> <td>BGE</td> <td>Greater or equal</td> <td>$N \oplus V = 0$</td> </tr> <tr> <td>BLT</td> <td>Less than</td> <td>$N \oplus V = 1$</td> </tr> <tr> <td>BGT</td> <td>Greater than</td> <td>$Z \vee (N \oplus V) = 0$</td> </tr> <tr> <td>BLE</td> <td>Less or equal</td> <td>$Z \vee (N \oplus V) = 1$</td> </tr> </tbody> </table>	Mnemonic	Description	Condition	BRA (BT)	Always (true)	Always	BRN (BF)	Never (false)	Never	BHI	High	$C \vee Z = 0$	BLS	Low or same	$C \vee Z = 1$	BCC (BHS)	Carry clear (high or same)	$C = 0$	BCS (BLO)	Carry set (low)	$C = 1$	BNE	Not equal	$Z = 0$	BEQ	Equal	$Z = 1$	BVC	Overflow clear	$V = 0$	BVS	Overflow set	$V = 1$	BPL	Plus	$N = 0$	BMI	Minus	$N = 1$	BGE	Greater or equal	$N \oplus V = 0$	BLT	Less than	$N \oplus V = 1$	BGT	Greater than	$Z \vee (N \oplus V) = 0$	BLE	Less or equal	$Z \vee (N \oplus V) = 1$
Mnemonic	Description	Condition																																																			
BRA (BT)	Always (true)	Always																																																			
BRN (BF)	Never (false)	Never																																																			
BHI	High	$C \vee Z = 0$																																																			
BLS	Low or same	$C \vee Z = 1$																																																			
BCC (BHS)	Carry clear (high or same)	$C = 0$																																																			
BCS (BLO)	Carry set (low)	$C = 1$																																																			
BNE	Not equal	$Z = 0$																																																			
BEQ	Equal	$Z = 1$																																																			
BVC	Overflow clear	$V = 0$																																																			
BVS	Overflow set	$V = 1$																																																			
BPL	Plus	$N = 0$																																																			
BMI	Minus	$N = 1$																																																			
BGE	Greater or equal	$N \oplus V = 0$																																																			
BLT	Less than	$N \oplus V = 1$																																																			
BGT	Greater than	$Z \vee (N \oplus V) = 0$																																																			
BLE	Less or equal	$Z \vee (N \oplus V) = 1$																																																			
JMP	—	Branches unconditionally to a specified address																																																			
BSR	—	Branches to a subroutine at a specified address																																																			
JSR	—	Branches to a subroutine at a specified address																																																			
RTS	—	Returns from a subroutine																																																			

Table 2.9 System Control Instructions

Instruction	Size*	Function
TRAPA	—	Starts trap-instruction exception handling.
RTE	—	Returns from an exception-handling routine.
SLEEP	—	Causes a transition to a power-down state.
LDC	B/W	(EAs) → CCR, (EAs) → EXR Moves the memory operand contents or immediate data to CCR or EXR. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
STC	B/W	CCR → (EAd), EXR → (EAd) Transfers CCR or EXR contents to a general register or memory operand. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
ANDC	B	CCR ∧ #IMM → CCR, EXR ∧ #IMM → EXR Logically ANDs the CCR or EXR contents with immediate data.
ORC	B	CCR ∨ #IMM → CCR, EXR ∨ #IMM → EXR Logically ORs the CCR or EXR contents with immediate data.
XORC	B	CCR ⊕ #IMM → CCR, EXR ⊕ #IMM → EXR Logically exclusive-ORs the CCR or EXR contents with immediate data.
NOP	—	PC + 2 → PC Only increments the program counter.

Note: * Size refers to the operand size.

B: Byte

W: Word

Table 2.10 Block Data Transfer Instructions

Instruction	Size	Function
EEPMOV.B	—	if R4L \neq 0 then Repeat @ER5+ \rightarrow @ER6+ R4L-1 \rightarrow R4L Until R4L = 0 else next:
EEPMOV.W	—	if R4 \neq 0 then Repeat @ER5+ \rightarrow @ER6+ R4-1 \rightarrow R4 Until R4 = 0 else next: Transfers a data block. Starting from the address set in ER5, transfers data for the number of bytes set in R4L or R4 to the address location set in ER6. Execution of the next instruction begins as soon as the transfer is completed.

2.6.2 Basic Instruction Formats

The H8S/2000 CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op), a register field (r), an effective address extension (EA), and a condition field (cc).

Figure 2.9 shows examples of instruction formats.

- **Operation field**
Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.
- **Register field**
Specifies a general register. Address registers are specified by 3 bits, and data registers by 3 bits or 4 bits. Some instructions have two register fields, and some have no register field.
- **Effective address extension**
8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.
- **Condition field**
Specifies the branching condition of Bcc instructions.




Figure 2.9 Instruction Formats (Examples)

2.7 Addressing Modes and Effective Address Calculation

The H8S/2000 CPU supports the eight addressing modes listed in table 2.11. Each instruction uses a subset of these addressing modes.

Arithmetic and logic operations instructions can use the register direct and immediate addressing modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions can use register direct, register indirect, or absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

Table 2.11 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@ @aa:8

2.7.1 Register Direct—Rn

The register field of the instruction code specifies an 8-, 16-, or 32-bit general register which contains the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

2.7.2 Register Indirect—@ERn

The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. If the address is a program instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).

2.7.3 Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)

A 16-bit or 32-bit displacement contained in the instruction code is added to an address register (ERn) specified by the register field of the instruction, and the sum gives the address of a memory operand. A 16-bit displacement is sign-extended when added.

2.7.4 Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn

(1) Register Indirect with Post-Increment—@ERn+

The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, and 4 for longword access. For word or longword transfer instructions, the register value should be even.

(2) Register Indirect with Pre-Decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the result becomes the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, and 4 for longword access. For word or longword transfer instructions, the register value should be even.

2.7.5 Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32). Table 2.12 indicates the accessible absolute address ranges.

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address, the upper 16 bits are a sign extension. For a 32-bit absolute address, the entire address space is accessed.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).

Table 2.12 Absolute Address Access Ranges

	Absolute Address	Advanced Mode
Data address	8 bits (@aa:8)	H'FFFF00 to H'FFFFFF
	16 bits (@aa:16)	H'000000 to H'007FFF, H'FF8000 to H'FFFFFF
	32 bits (@aa:32)	H'000000 to H'FFFFFF
Program instruction address	24 bits (@aa:24)	

2.7.6 Immediate—#xx:8, #xx:16, or #xx:32

The 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data contained in an instruction code can be used directly as an operand.

The ADDS, SUBS, INC, and DEC instructions implicitly contain immediate data in their instruction codes. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

2.7.7 Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode can be used by the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction code is sign-extended to 24 bits and added to the 24-bit address indicated by the PC value to generate a 24-bit branch address. Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

2.7.8 Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand which contains a branch address. The upper bits of the 8-bit absolute address are all assumed to be 0, so the address range is 0 to 255 (H'000000 to H'0000FF in advanced mode).

In advanced mode, the memory operand is a longword operand, the first byte of which is assumed to be 0 (H'00).

Note that the top area of the address range in which the branch address is stored is also used for the exception vector area. For further details, see section 3, Exception Handling.

If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0, causing data to be accessed or the instruction code to be fetched at the address preceding the specified address. (For further information, see section 2.5.2, Memory Data Formats.)






























Figure 2.10 Branch Address Specification in Memory Indirect Addressing Mode

2.7.9 Effective Address Calculation

Table 2.13 indicates how effective addresses are calculated in each addressing mode.

Table 2.13 Effective Address Calculation

No	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address (EA)								
1	Register direct (Rn) 		Operand is general register contents.								
2	Register indirect (@ERn) 										
3	Register indirect with displacement @(d:16,ERn) or @(d:32,ERn) 										
4	Register indirect with post-increment or pre-decrement • Register indirect with post-increment @ERn+  • Register indirect with pre-decrement @-ERn 	  <table border="1" data-bbox="475 981 716 1061"> <thead> <tr> <th>Operand Size</th> <th>Offset</th> </tr> </thead> <tbody> <tr> <td>Byte</td> <td>1</td> </tr> <tr> <td>Word</td> <td>2</td> </tr> <tr> <td>Longword</td> <td>4</td> </tr> </tbody> </table>	Operand Size	Offset	Byte	1	Word	2	Longword	4	 
Operand Size	Offset										
Byte	1										
Word	2										
Longword	4										

No	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address (EA)
5	<p>Absolute address</p> <p>@aa:8</p>  <p>@aa:16</p>  <p>@aa:24</p>  <p>@aa:32</p> 		
6	<p>Immediate</p> <p>#xx:8/#xx:16/#xx:32</p> 		<p>Operand is immediate data.</p>
7	<p>Program-counter relative</p> <p>@(d:8,PC)@(d:16,PC)</p> 		
8	<p>Memory indirect @aa:8</p> <p>• Normal mode*</p>  <p>• Advanced mode</p> 		

Note: * For this LSI, normal mode is not available.

2.8 Processing States

The H8S/2000 CPU has five main processing states: the reset state, exception handling state, program execution state, bus-released state, and program stop state. Figure 2.11 indicates the state transitions.

- Reset state

In this state the CPU and internal peripheral modules are all initialized and stopped. When the $\overline{\text{RES}}$ input goes low, all current processing stops and the CPU enters the reset state. All interrupts are masked in the reset state. Reset exception handling starts when the $\overline{\text{RES}}$ signal changes from low to high. For details, see section 3, Exception Handling.

The reset state can also be entered by a watchdog timer overflow.

- Exception-handling state

The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to an exception source, such as, a reset, trace, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table and branches to that address. For further details, see section 3, Exception Handling.

- Program execution state

In this state the CPU executes program instructions in sequence.

- Bus-released state

The bus-released state occurs when the bus has been released in response to a bus request* from a bus master (DTC) other than the CPU. While the bus is released, the CPU halts operations.

- Program stop state

This is a power-down state in which the CPU stops operating. The program stop state occurs when a SLEEP instruction is executed. For details, see section 6, Power-Down Modes.

Notes: * The DTC requests bus mastership when an activation request for the DTC is generated. Bus mastership is transferred from the CPU to the DTC with the following timing.

1. Bus mastership is transferred at the end of the current bus cycle.

However, when the bus activity for a single instruction is divided up into multiple bus cycles due to longword access, etc., the bus mastership will not necessarily be transferred at the end of the current bus cycle. For details, see section 2.7, Bus States During Instruction Execution, in the H8S/2600 Series, H8S/2000 Series Software Manual.

2. If the CPU is in sleep mode at the time of the request, bus mastership is transferred immediately.




Figure 2.11 State Transitions

2.9 Usage Notes

2.9.1 TAS Instruction

Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction. The H8S and H8/300 Series C/C++ Compiler of Renesas Electronics Corp. does not generate a TAS instruction. Accordingly, when a TAS instruction is used as a user-defined embedded function, register ER0, ER1, ER4, or ER5 should be used.

2.9.2 STM and LDM Instructions

The ER7 register is used as a stack pointer in an STM and LDM instructions. Accordingly, ER7 cannot be stored by STM or loaded by LDM. Two, three, or four registers can be stored or loaded by a single STM or LDM instruction. The combination of registers that can be stored or loaded are as follows.

- Two registers: ER0 and ER1, ER2 and ER3, or ER4 and ER5
- Three registers: ER0 to ER2 or ER4 to ER6
- Four registers: ER0 to ER3

The H8S and H8/300 Series C/C++ Compiler of Renesas Electronics Corp. does not generate an STM or LDM instruction that uses ER7.


2.9.3 Note on Bit Manipulation Instructions

Bit manipulation instructions such as BSET, BCLR, BNOT, BST, and BIST read data in byte units, perform bit manipulation, and write data in byte units. Thus, care must be taken when these bit manipulation instructions are executed for a register or port including write-only bits.


In addition, the BCLR instruction can be used to clear the flag of an internal I/O register. In this case, if the flag to be cleared has been set by an interrupt processing routine, the flag need not be read before executing the BCLR instruction.

2.9.4 EEPMOV Instruction

1. The EEPMOV instruction performs a block transfer. As shown in the following figure, EEPMOV transfers data whose start address is indicated by R5 for the number of bytes indicated by R4L to the address indicated by R6.



2. R4L and R6 should be set so that the end address ($R6 + R4L$) of the transfer destination does not exceed H'FFFF (R6 should not change from H'FFFF to H'0000 during EEPMOV instruction execution).



Section 3 Exception Handling

3.1 Exception Handling Types and Priority

As table 3.1 indicates, exception handling is caused by a reset, trace, NMI interrupt, trap instruction, or interrupt. Exception handling is prioritized as shown in table 3.1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority. Exception sources, the stack structure, and operation of the CPU vary depending on the interrupt control mode. For details on the interrupt control mode, see section 4, Interrupt Controller.

Table 3.1 Exception Handling Types and Priority

Priority	Exception Type	Start Timing of Exception Handling
High ↑	Reset	Started immediately after a low-to-high transition at the \overline{RES} pin, or by other reset sources. The CPU enters the reset state when the \overline{RES} pin is low.
	Trace* ¹	Started when execution of the current instruction or exception handling ends, if the trace (T) bit in EXR is set to 1.
	NMI	Generated when an edge of the \overline{NMI} pin is input. An NMI interrupt request has the highest priority among interrupt requests. It is always accepted regardless of the value of the I bit in CCR.
	Trap instruction* ³	Started by execution of a trap instruction (TRAPA).
Low	Interrupt	Started when execution of the current instruction or exception handling ends, if an interrupt request has been issued.* ²

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception handling is not executed after execution of an RTE instruction.
2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC instruction execution, or on completion of reset exception handling.
3. Trap instruction exception handling requests are accepted at all times in program execution state.

3.2 Exception Handling Sources and Vector Table

Different vector addresses are assigned to different exception sources. For details on the exception sources and their vector addresses, see section 4, Interrupt Controller.

3.3 Reset

A reset has the highest exception handling priority. When the $\overline{\text{RES}}$ pin goes low, all processing halts and this LSI enters the reset. To ensure that this LSI is reset, hold the $\overline{\text{RES}}$ pin low for the specified time at power-on and during operation, hold the $\overline{\text{RES}}$ pin low for the specified time. A reset initializes the internal state of the CPU and the registers of on-chip peripheral modules, and selects low-speed on-chip oscillator as a system clock. The chip can also be reset by detection of the low-voltage, overflow of the watchdog timer, or software.


The interrupt control mode is 0 immediately after reset.

3.3.1 Reset Sources

This LSI enters the reset state by reset sources listed in table 3.2. If multiple reset sources occur simultaneously, a reset source having the highest priority will be accepted. A reset source can be identified by reading the reset source flag register (RSTFR).

For details on a low-voltage detection reset, see section 29, Low-Voltage Detection Circuits. For details on a watchdog timer overflow reset, see section 20, Watchdog Timer (WDT).

Table 3.2 List of Reset Sources

Reset Source	Description	Priority
Reset by $\overline{\text{RES}}$ pin	This LSI enters the reset state if the $\overline{\text{RES}}$ pin is held low for at least a specified period.	High
Low-voltage detection reset	This LSI enters the reset state if the power voltage becomes the specified voltage or lower.	
Watchdog timer overflow reset	This LSI enters the reset state if the counter in the watchdog timer overflows.	
Software reset	This LSI enters the reset state if the SRST bit in RSTCR is set to 1.	

(1) Reset Source Flag Register (RSTFR)

Address: H'FF0620

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	SWRST	PRST	LVD2RST	LVD1RST	PORRST	WRST

Value after reset: 0 0 (0) (0) (0) (0) (0) (0)

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is read as 0. The write value should be 0.	—
6	—			
5	SWRST	Software reset detection flag	1: Indicates that a reset by a software reset occurs. 0: Indicates that a reset by a software reset does not occur.	R/W
4	PRST	$\overline{\text{RES}}$ pin reset detection flag	1: Indicates that a reset by a $\overline{\text{RES}}$ pin reset occurs. 0: Indicates that a reset by a $\overline{\text{RES}}$ pin reset does not occur.	R/W
3	LVD2RST	LVD2 reset detection flag	1: Indicates that a reset by an LVD2 reset occurs. 0: Indicates that a reset by an LVD2 reset does not occur.	R/W
2	LVD1RST	LVD1 reset detection flag	1: Indicates that a reset by an LVD1 reset occurs. 0: Indicates that a reset by an LVD1 reset does not occur.	R/W
1	PORRST	LVD0 reset detection flag	1: Indicates that a reset by an LVD0 reset occurs. 0: Indicates that a reset by an LVD0 reset does not occur.	R/W
0	WRST	Watchdog timer reset detection flag	1: Indicates that a reset by a watchdog timer overflows. 0: Indicates that a reset by a watchdog timer does not occur.	R/W

Note: Each flag in this register can be cleared by writing 0 to it. The write value to the reserved bits should always be 0.

(2) Reset Control Register (RSTCR)

Address: H'FF06DA

Bit: b7 b6 b5 b4 b3 b2 b1 b0

WI	WE	—	—	—	—	—	SRST
----	----	---	---	---	---	---	------

Value after reset: 1 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	WI	Write inhibit	0: Writing is permitted. 1: Writing is inhibited.	W
6	WE	Write enable	0: Writing is disabled. 1: Writing is enabled. [Setting condition] When 0 is written to WI and 1 is written to WE. [Clearing condition] When 0 is written to WI and WE.	R/W
5 to 1	—	Reserved	These bits are read as 0. The write value should be 0.	—
0	SRST	Software reset	0: Normal operation 1: A software reset is generated.	R/W

Note: A MOV instruction should be used to write to this register.

- WI bit (write inhibit)
This register can be written to only when this bit is 0. This bit is always read as 1.
- WE bit (write enable)
Bit 0 in this register can be written to when this bit is 1.
- SRST bit (software reset)
A software reset is generated when this bit is 1.

3.3.2 Reset Exception Handling

When the $\overline{\text{RES}}$ pin goes high after being held low for the necessary time, this LSI starts reset exception handling as follows:

1. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized, VOFR is cleared to H'0000, the T bit in EXR is cleared to 0, and the I bit in EXR and CCR is set to 1.
2. The low-speed on-chip oscillator is selected as a system clock.
3. After the reset exception handling vector address is read and transferred to the PC, program execution starts from the address indicated by the PC.

Figure 3.1 shows an example of the reset sequence.




Figure 3.1 Reset Sequence

3.3.3 Interrupts immediately after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: `MOV.L #xx: 32, SP`).

3.3.4 On-Chip Peripheral Functions after Reset Release

After release from a reset, MSTCR is initialized, and the DTC and all modules other than timer RE enter module standby mode.

Consequently, on-chip peripheral module registers cannot be read or written to. Register reading and writing is enabled when module standby mode is exited.

3.4 Trace Exception Handling

Traces are enabled in interrupt control mode 2. Trace mode is not activated in interrupt control mode 0, irrespective of the state of the T bit. For details on interrupt control modes, see section 4, Interrupt Controller.

If the T bit in EXR is set to 1, trace mode is activated. In trace mode, a trace exception occurs on completion of each instruction. Trace mode is not affected by the interrupt masking bit in CCR. Table 3.3 shows the state of CCR and EXR after execution of trace exception handling. Trace mode is canceled by clearing the T bit in EXR to 0. The T bit saved on the stack retains its value of 1, and trace mode resumes when control is returned from the trace exception handling routine by the RTE instruction. Trace exception handling is not carried out after execution of the RTE instruction.

Interrupts are accepted even within the trace exception handling routine.

Table 3.3 Status of CCR and EXR after Trace Exception Handling

Interrupt Control Mode	CCR			EXR
	I	UI	I2 to I0	T
0	Trace exception handling cannot be used.			
2	1	—	—	0

[Legend]

- 1: Set to 1
- 0: Cleared to 0
- : Retains value prior to execution.

3.5 Interrupt Exception Handling

Interrupts are controlled by the interrupt controller. The interrupt controller has two interrupt control modes and can assign interrupts other than NMI to four priority/mask levels to enable multiplexed interrupt control. The source to start interrupt exception handling and the vector address differ depending on the product. For details, see section 4, Interrupt Controller.

The interrupt exception handling is as follows:

1. The values in the program counter (PC), condition code register (CCR), and extended register (EXR) are saved in the stack.
2. The interrupt mask bit is updated and the T bit is cleared to 0.
3. A vector address corresponding to the interrupt source is generated, the start address is loaded from the vector table to the PC, and program execution starts from that address.

3.6 Trap Instruction Exception Handling

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap instruction exception handling can be executed at all times in the program execution state.

The trap instruction exception handling is as follows:

1. The values in the program counter (PC), condition code register (CCR), and extended register (EXR) are saved in the stack.
2. The interrupt mask bit is updated and the T bit is cleared to 0.
3. A vector address corresponding to the interrupt source is generated, the start address is loaded from the vector table to the PC, and program execution starts from that address.

The TRAPA instruction fetches a start address from a vector table entry corresponding to a vector number from 0 to 3, as specified in the instruction code.

Table 3.4 shows the status of CCR and EXR after execution of trap instruction exception handling.

Table 3.4 Status of CCR and EXR after Trap Instruction Exception Handling

Interrupt Control Mode	CCR		EXR	
	I	UI	I2 to I0	T
0	1	—	—	—
2	1	—	—	0

[Legend]

- 1: Set to 1
- 0: Cleared to 0
- : Retains value prior to execution.

3.7 Stack Status after Exception Handling

Figure 3.2 shows the stack after completion of trap instruction exception handling and interrupt exception handling.




Figure 3.2 Stack Status after Exception Handling

3.8 Usage Note

When accessing word data or longword data, this LSI assumes that the lowest address bit is 0. The stack should always be accessed by word transfer instruction or longword transfer instruction, and the value of the stack pointer (SP, ER7) should always be kept even.

Use the following instructions to save registers:

```
PUSH.W  Rn    (or MOV.W Rn, @-SP)
PUSH.L  ERn   (or MOV.L ERn, @-SP)
```

Use the following instructions to restore registers:

```
POP.W   Rn    (or MOV.W @SP+, Rn)
POP.L   ERn   (or MOV.L @SP+, ERn)
```

Setting SP to an odd value may lead to a malfunction. Figure 3.3 shows an example of operation when the SP value is odd.




Figure 3.3 Operation when SP Value Is Odd

Section 4 Interrupt Controller

4.1 Features

- Two interrupt control modes

Either of the two interrupt control modes can be selected by means of the INTM1 and INTM0 bits in the interrupt control register (INTCR).

- Priorities settable with IPR

An interrupt priority register (IPR) is provided for setting interrupt priorities. Four priority levels can be set for each module for all interrupts except NMI. NMI and some flash memory interrupts are assigned the highest priority level of 3, and can be accepted at all times.

- Independent vector addresses

Most interrupt sources are assigned independent vector addresses, making it unnecessary for the source to be identified in the interrupt handling routine.

- Nine external interrupts

NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling edge can be selected for NMI. Falling edge, rising edge, or both edges can be selected independently for $\overline{\text{IRQ7}}$ to $\overline{\text{IRQ0}}$.

- DTC control

DTC activation is performed by means of interrupt requests.

A block diagram of the interrupt controller is shown in figure 4.1.




Figure 4.1 Block Diagram of Interrupt Controller

Table 4.1 shows the pin configuration of the interrupt controller.

Table 4.1 Pin Configuration

Name	I/O	Function
NMI	Input	Nonmaskable external interrupt Rising or falling edge can be selected.
$\overline{\text{IRQ7}}$ to $\overline{\text{IRQ0}}$	Input	Maskable external interrupts Rising, falling, or both edges can be selected independently.

4.2 Register Descriptions

- Interrupt control register (INTCR)
- IRQ sense control register H (ISCRH)
- IRQ sense control register L (ISCR L)
- IRQ enable register (IER)
- IRQ status register (ISR)
- Interrupt priority register A (IPRA)
- Interrupt priority register B (IPRB)
- Interrupt priority register C (IPRC)
- Interrupt priority register D (IPRD)
- Interrupt priority register E (IPRE)
- Interrupt priority register F (IPRF)
- Interrupt priority register G (IPRG)
- Interrupt priority register H (IPRH)
- Interrupt priority register I (IPRI)
- Interrupt priority register J (IPRJ)
- Interrupt vector offset register (VOFR)
- IRQ noise canceler control register (INCCR)
- Event link interrupt control status register (ELCSR)

4.2.1 Interrupt Control Register (INTCR)

Address: H'FF0520

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	INTM[1:0]	NMIEG	ADTRG1	ADTRG0	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	These bits are read as 0. The write value should be 0.	—
6	—	Reserved		—
5	INTM[1:0]	Interrupt control select mode 1 and 0	00: Interrupt control mode 0 Interrupts are controlled by the I bit. 01: Setting prohibited 10: Interrupt control mode 2 Interrupts are controlled by bits I1 and I0, and IPR. 11: Setting prohibited	R/W
4				
3	NMIEG	NMI edge select	0: Interrupt request is generated at falling edge of NMI input. 1: Interrupt request is generated at rising edge of NMI input.	R/W
2	ADTRG1	$\overline{\text{ADTRG2}}$ edge select	0: AD2 conversion is started at falling edge of $\overline{\text{ADTRG2}}$ input. 1: AD2 conversion is started at rising edge of $\overline{\text{ADTRG2}}$ input.	R/W
1	ADTRG0	$\overline{\text{ADTRG1}}$ edge select	0: AD1 or AD2 conversion is started at falling edge of $\overline{\text{ADTRG1}}$ input. 1: AD1 or AD2 conversion is started at rising edge of $\overline{\text{ADTRG1}}$ input.	R/W
0	—	Reserved	This bit is read as 0. The write value should be 0.	—

- INTM1 and INTM0 bits (interrupt control select mode 1 and 0)
These bits select the interrupt control mode for the interrupt controller.
- NMIEG bit (NMI edge select)
Selects the input edge for the $\overline{\text{NMI}}$ pin.

- ADTRG1 and ADTRG0 bits ($\overline{\text{ADTRG2}}$ and $\overline{\text{ADTRG1}}$ edge select)
These bits select the input edge for the $\overline{\text{ADTRG2}}$ and $\overline{\text{ADTRG1}}$ pins.

4.2.2 Interrupt Priority Registers A to J (IPRA to IPRJ)

- IPRA to IPRJ

Address: H'FF0529 to H'FF0532

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	IPRn[7:6]		IPRn[5:4]		IPRn[3:2]		IPRn[1:0]	
Value after reset:	1	1	1	1	1	1	1	1

(n = A to J)

Bit	Symbol	Bit Name	Description	R/W
7	IPRn[7:6]	Interrupt priority 7 and 6	00: Priority level 0 (lowest)	R/W
6			01: Priority level 1	
			10: Priority level 2	
			11: Priority level 3 (highest)	
5	IPRn[5:4]	Interrupt priority 5 and 4	00: Priority level 0 (lowest)	R/W
4			01: Priority level 1	
			10: Priority level 2	
			11: Priority level 3 (highest)	
3	IPRn[3:2]	Interrupt priority 3 and 2	00: Priority level 0 (lowest)	R/W
2			01: Priority level 1	
			10: Priority level 2	
			11: Priority level 3 (highest)	
1	IPRn[1:0]	Interrupt priority 1 and 0	00: Priority level 0 (lowest)	R/W
0			01: Priority level 1	
			10: Priority level 2	
			11: Priority level 3 (highest)	

[Legend]

n = A to J

- IPRn7 to IPRn0 bits (Interrupt priority 7 to 0) (n = A to J)

IPR are ten 8-bit readable/writable registers that set priorities (levels 3 to 0) for interrupt sources other than Nonmaskable interrupt request (NMI). The correspondence between interrupt sources and IPR settings is shown in table 4.2. Setting a value in the range from H'0 to H'3 in the 2-bit groups of bits 7 and 6, 5 and 4, 3 and 2, and 1 and 0 determines the priority of the corresponding interrupt requests.

Table 4.2 Correspondence between Interrupt Sources and IPR Settings

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IPRA	Flash memory		WDT		LVD		CPG	
IPRB	IRQ0		IRQ1		IRQ2		IRQ3	
IPRC	IRQ4		IRQ5		IRQ6		IRQ7	
IPRD	A/D converter unit 1		A/D converter unit 2* ¹		DTC		ELC	
IPRE	SCI3 channel 1		SCI3 channel 2		SCI3 channel X		—	
IPRF	—		—		IIC2/SSU		—	
IPRG	—		Timer RA		Timer RB		Timer RC* ²	
IPRH	Timer RD unit 0 channel 0		Timer RD unit 0 channel 1		Timer RD unit 1 channel 2* ³		Timer RD unit 1 channel 3* ³	
IPRI	Timer RE		—		Timer RG		—	
IPRJ	SCIX		TMR		—		—	

Notes: —: Reserved

1. Provided for the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups only.
2. Provided for the H8S/20103R, H8S/20115R, H8S/20323R, and H8S/20335R Groups only.
3. Not provided for the H8S/20103R and H8S/20115R Groups.

4.2.3 IRQ Enable Register (IER)

Address: H'FF0521

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	IRQ7E	IRQ7 enable	0: IRQ7 interrupts are disabled. 1: IRQ7 interrupts are enabled.	R/W
6	IRQ6E	IRQ6 enable	0: IRQ6 interrupts are disabled. 1: IRQ6 interrupts are enabled.	R/W
5	IRQ5E	IRQ5 enable	0: IRQ5 interrupts are disabled. 1: IRQ5 interrupts are enabled.	R/W
4	IRQ4E	IRQ4 enable	0: IRQ4 interrupts are disabled. 1: IRQ4 interrupts are enabled.	R/W
3	IRQ3E	IRQ3 enable	0: IRQ3 interrupts are disabled. 1: IRQ3 interrupts are enabled.	R/W
2	IRQ2E	IRQ2 enable	0: IRQ2 interrupts are disabled. 1: IRQ2 interrupts are enabled.	R/W
1	IRQ1E	IRQ1 enable	0: IRQ1 interrupts are disabled. 1: IRQ1 interrupts are enabled.	R/W
0	IRQ0E	IRQ0 enable	0: IRQ0 interrupts are disabled. 1: IRQ0 interrupts are enabled.	R/W

4.2.4 IRQ Sense Control Register H and L (ISCRH and ISCR L)

• ISCRH

Address: H'FF0522

Bit: b7 b6 b5 b4 b3 b2 b1 b0

IRQ7SCB	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA
---------	---------	---------	---------	---------	---------	---------	---------

Value after reset: 0 1 0 1 0 1 0 1

• ISCR L

Address: H'FF0523

Bit: b7 b6 b5 b4 b3 b2 b1 b0

IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA
---------	---------	---------	---------	---------	---------	---------	---------

Value after reset: 0 1 0 1 0 1 0 1

• ISCRH

Bit	Symbol	Bit Name	Description	R/W
7	IRQ7SCB	IRQ7 sense control B and A	00: Reserved (setting prohibited)	R/W
6	IRQ7SCA	IRQ7 sense control B and A	01: Interrupt request is generated at falling edge of $\overline{\text{IRQ7}}$ input. 10: Interrupt request is generated at rising edge of $\overline{\text{IRQ7}}$ input. 11: Interrupt request is generated at both falling and rising edges of $\overline{\text{IRQ7}}$ input.	
5	IRQ6SCB	IRQ6 sense control B and A	00: Reserved (setting prohibited)	R/W
4	IRQ6SCA	IRQ6 sense control B and A	01: Interrupt request is generated at falling edge of $\overline{\text{IRQ6}}$ input. 10: Interrupt request is generated at rising edge of $\overline{\text{IRQ6}}$ input. 11: Interrupt request is generated at both falling and rising edges of $\overline{\text{IRQ6}}$ input.	

Bit	Symbol	Bit Name	Description	R/W
3	IRQ5SCB	IRQ5 sense control B and A	00: Reserved (setting prohibited)	R/W
2	IRQ5SCA		01: Interrupt request is generated at falling edge of $\overline{\text{IRQ5}}$ input. 10: Interrupt request is generated at rising edge of $\overline{\text{IRQ5}}$ input. 11: Interrupt request is generated at both falling and rising edges of $\overline{\text{IRQ5}}$ input.	
1	IRQ4SCB	IRQ4 sense control B and A	00: Reserved (setting prohibited)	R/W
0	IRQ4SCA		01: Interrupt request is generated at falling edge of $\overline{\text{IRQ4}}$ input. 10: Interrupt request is generated at rising edge of $\overline{\text{IRQ4}}$ input. 11: Interrupt request is generated at both falling and rising edges of $\overline{\text{IRQ4}}$ input.	

- ISCRL

Bit	Symbol	Bit Name	Description	R/W
7	IRQ3SCB	IRQ3 sense control B and A	00: Reserved (setting prohibited)	R/W
6	IRQ3SCA		01: Interrupt request is generated at falling edge of $\overline{\text{IRQ3}}$ input. 10: Interrupt request is generated at rising edge of $\overline{\text{IRQ3}}$ input. 11: Interrupt request is generated at both falling and rising edges of $\overline{\text{IRQ3}}$ input.	
5	IRQ2SCB	IRQ2 sense control B and A	00: Reserved (setting prohibited)	R/W
4	IRQ2SCA		01: Interrupt request is generated at falling edge of $\overline{\text{IRQ2}}$ input. 10: Interrupt request is generated at rising edge of $\overline{\text{IRQ2}}$ input. 11: Interrupt request is generated at both falling and rising edges of $\overline{\text{IRQ2}}$ input.	
3	IRQ1SCB	IRQ1 sense control B and A	00: Reserved (setting prohibited)	R/W
2	IRQ1SCA		01: Interrupt request is generated at falling edge of $\overline{\text{IRQ1}}$ input. 10: Interrupt request is generated at rising edge of $\overline{\text{IRQ1}}$ input. 11: Interrupt request is generated at both falling and rising edges of $\overline{\text{IRQ1}}$ input.	
1	IRQ0SCB	IRQ0 sense control B and A	00: Reserved (setting prohibited)	R/W
0	IRQ0SCA		01: Interrupt request is generated at falling edge of $\overline{\text{IRQ0}}$ input. 10: Interrupt request is generated at rising edge of $\overline{\text{IRQ0}}$ input. 11: Interrupt request is generated at both falling and rising edges of $\overline{\text{IRQ0}}$ input.	

4.2.5 IRQ Status Register (ISR)

Address: H'FF0524

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	IRQ7F	IRQ7 flag	[Setting condition]	R/W
6	IRQ6F	IRQ6 flag	<ul style="list-style-type: none"> When the interrupt source selected by ISCR occurs. 	R/W
5	IRQ5F	IRQ5 flag		R/W
4	IRQ4F	IRQ4 flag	[Clearing conditions]	R/W
3	IRQ3F	IRQ3 flag	<ul style="list-style-type: none"> When 1 is read from the bit and then 0 is written to the same bit. 	R/W
2	IRQ2F	IRQ2 flag		R/W
1	IRQ1F	IRQ1 flag	<ul style="list-style-type: none"> When IRQn interrupt exception handling is executed while falling, rising, or both-edge detection is set. When the DTC is activated by an IRQn interrupt and the DISEL bit in MRB of the DTC is 0. 	R/W
0	IRQ0F	IRQ0 flag		R/W

4.2.6 IRQ Noise Canceler Control Register (INCCR)

Address: H'FF0525

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	INCCR[5:4]		INCCR[3:2]		INCCR[1:0]	

Value after reset: 0 0 1 1 1 1 1 1 1

Bit	Bit Name	Initial Value	Description	R/W
7	—	Reserved	These bits are always read as 0. The write value should always be 0.	—
6	—	Reserved	These bits are always read as 0. The write value should always be 0.	—
5	INCCR[5:4]	Noise canceling ability setting 5 and 4 for NMI pin	00: Noise canceling ability 1	R/W
4			01: Noise canceling ability 2 (approximately 1.5 times as capable as noise canceling ability 1)	
			10: Noise canceling ability 3 (approximately 2.7 times as capable as noise canceling ability 1)	
			11: Noise canceling ability 4 (approximately 5 times as capable as noise canceling ability 1)	
3	INCCR[3:2]	Noise canceling ability setting 3 and 2 for $\overline{\text{IRQ}}_7$ to $\overline{\text{IRQ}}_4$ pins	00: Noise canceling ability 1	R/W
2			01: Noise canceling ability 2 (approximately 1.5 times as capable as noise canceling ability 1)	
			10: Noise canceling ability 3 (approximately 2.7 times as capable as noise canceling ability 1)	
			11: Noise canceling ability 4 (approximately 5 times as capable as noise canceling ability 1)	
1	INCCR[1:0]	Noise canceling ability setting 1 and 0 for $\overline{\text{IRQ}}_3$ to $\overline{\text{IRQ}}_0$ pins	00: Noise canceling ability 1	R/W
0			01: Noise canceling ability 2 (approximately 1.5 times as capable as noise canceling ability 1)	
			10: Noise canceling ability 3 (approximately 2.7 times as capable as noise canceling ability 1)	
			11: Noise canceling ability 4 (approximately 5 times as capable as noise canceling ability 1)	


Note: Noise canceling ability varies according to the manufacturing condition, temperature, and V_{CC} . When $\overline{\text{NMI}}$ or $\overline{\text{IRQ}}$ pin is in use, input pulses over longer intervals than the specified minimum interval for input.

4.2.7 Interrupt Vector Offset Register (VOFR)

Address: H'FF0526

Bit:	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0

Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0



VOFR is a 16-bit readable/writable register that sets an offset for an interrupt vector address. Interrupt vector areas other than the trace interrupt area and trap instruction interrupt area can be varied with the offset. The upper 13 bits are used to set the offset for the interrupt vector address (A23 to A11). Bits 2 to 0 are reserved. The write value should always be 0. This register also can be accessed in 8-bit units.

The vector address can be obtained by adding the VOFR value to the interrupt vector base address as shown above, except for the trace interrupt and trap instruction interrupt.

This register is initialized to H'0000 by a reset.

4.2.8 Event Link Interrupt Control Status Register (ELCSR)

Address: H'FF0528

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	ELIE2	ELIE1	ELF2	ELF1

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 4	—	Reserved	These bits are read as 0. The write value should be 0.	—
3	ELIE2	ELC interrupt 2 enable	0: ELF2 interrupts are disabled. 1: ELF2 interrupts are enabled.	R/W
2	ELIE1	ELC interrupt 1 enable	0: ELF1 interrupts are disabled. 1: ELF1 interrupts are enabled.	R/W
1	ELF2	ELC interrupt flag 2	[Setting condition] <ul style="list-style-type: none"> When the event selected by ELSR30 occurs*¹ [Clearing conditions] <ul style="list-style-type: none"> When 1 is read from this bit and then 0 is written to the same bit. When the DTC is activated by an ELF2 interrupt, and the DISEL bit in MRB of the DTC is 0.*² 	R/W
0	ELF1	ELC interrupt flag 1	[Setting condition] <ul style="list-style-type: none"> When the event selected by ELSR12 occurs*¹ [Clearing conditions] <ul style="list-style-type: none"> When 1 is read from this bit and then 0 is written to the same bit. When the DTC is activated by an ELF1 interrupt, and the DISEL bit in MRB of the DTC is 0.*² 	R/W

Notes: 1. For details, see section 12, Event Link Controller.
 2. When the DTC is activated by an ELF1 or ELF2 interrupt, the event link source module is not affected.

4.3 Interrupt Sources

4.3.1 External Interrupt sources

There are nine external interrupts: NMI and IRQ7 to IRQ0. These external interrupts can be used to cause the device to exit from standby mode.

(1) NMI Interrupt

The nonmaskable interrupt request (NMI) is the highest-priority interrupt, and always accepted by the CPU regardless of the interrupt control mode or the status of the CPU interrupt mask bits. The NMIEG bit in INTCR can be used to select whether an interrupt is requested at a rising edge or a falling edge on the $\overline{\text{NMI}}$ pin.

(2) IRQ7 to IRQ0 Interrupts

Interrupts IRQ7 to IRQ0 are generated by an input signal at pins $\overline{\text{IRQ7}}$ to $\overline{\text{IRQ0}}$. IRQ7 to IRQ0 interrupts have the following features:

- Using ISCR, it is possible to select whether an interrupt on the $\overline{\text{IRQ7}}$ to $\overline{\text{IRQ0}}$ input pins is generated by a falling edge, rising edge, or both edges.
- Enabling or disabling of interrupt requests IRQ7 to IRQ0 can be selected with IER.
- The interrupt priority level can be set with IPR.
- The status of interrupt requests IRQ7 to IRQ0 is indicated in ISR. ISR flags can be cleared to 0 by software.

A block diagram of interrupts IRQ7 to IRQ0 is shown in figure 4.2.




Figure 4.2 Block Diagram of IRQ7 to IRQ0 Interrupt

4.3.2 Internal Interrupts

The sources for internal interrupts from on-chip peripheral modules have the following features:

- For each on-chip peripheral module there are flags that indicate the interrupt request status, and enable bits that select enabling or disabling of these interrupts. They can be controlled independently. When the enable bit is set to 1, an interrupt request is issued to the interrupt controller.
- The interrupt priority level can be set by means of IPR.
- The DTC can be activated by a peripheral module interrupt request.
- When the DTC is activated by an interrupt request, it is not affected by the interrupt control mode or CPU interrupt mask bit.

4.4 Interrupt Exception Handling Vector Table

Table 4.3 shows interrupt exception handling sources, vector addresses, and interrupt priorities.

For default priorities, the lower the vector number, the higher the priority. When interrupt control mode 2 is set, priorities among modules can be changed by the IPR. Modules set at the same priority will conform to their default priorities. Priorities within a module are fixed.

Table 4.3 Interrupt Sources, Vector Addresses, and Interrupt Priorities

Origin of Interrupt Source	Interrupt Source	Vector Number	Vector Address* ¹	DTCER	IPR	Priority
RES Pin	Reset	0	H'0000 to H'0003	—	—	High
WDT	1. RES pin reset					↑
LVD	2. WDT overflow					
	3. LVD reset					
	4. Software reset					
—	Reserved	1 to 4	H'0004 to H'0013	—	—	
CPU	Trace	5	H'0014 to H'0017	—	—	
—	Reserved	6	H'0018 to H'001B	—	—	
External pin	NMI	7	H'001C to H'001F	—	—	
CPU	TRAPA0 (TRAPA #0 instruction)	8	H'0020 to H'0023	—	—	
	TRAPA0 (TRAPA #1 instruction)	9	H'0024 to H'0027	—	—	
	TRAPA0 (TRAPA #2 instruction)	10	H'0028 to H'002B	—	—	
	TRAPA0 (TRAPA #3 instruction)	11	H'002C to H'002F	—	—	
—	Reserved	12 to 15	H'0030 to H'003F	—	—	
FLASH	IFMBSYA (access when flash memory busy)	16	H'0040 to H'0043	—	—	
	IFLRDY (flash memory ready)	17	H'0044 to H'0047	—	IPRA7 and IPRA6	
WDT	IWDT (WDT periodic interrupt)	18	H'0048 to H'004B	—	IPRA5 and IPRA4	
LVD	ILVINT1 (low-voltage detected interrupt 1)	19	H'004C to H'004F	—	IPRA3 and IPRA2	
	ILVINT2 (low-voltage detected interrupt 2)	20	H'0050 to H'0053	—		
CPG	ICKSW (clock switching interrupt)	21	H'0054 to H'0057	—	IPRA1 and IPRA0	Low

Origin of Interrupt Source	Interrupt Source	Vector Number	Vector Address* ¹	DTCE#	IPR	Priority
External pin	IRQ0	22	H'0058 to H'005B	DTCEA7	IPRB7 and IPRB6	High ↑
	IRQ1	23	H'005C to H'005F	DTCEA6	IPRB5 and IPRB4	
	IRQ2	24	H'0060 to H'0063	DTCEA5	IPRB3 and IPRB2	
	IRQ3	25	H'0064 to H'0067	DTCEA4	IPRB1 and IPRB0	
	IRQ4	26	H'0068 to H'006B	DTCEA3	IPRC7 and IPRC6	
	IRQ5	27	H'006C to H'006F	DTCEA2	IPRC5 and IPRC4	
	IRQ6	28	H'0070 to H'0073	DTCEA1	IPRC3 and IPRC2	
	IRQ7	29	H'0074 to H'0077	DTCEA0	IPRC1 and IPRC0	
A/D converter unit 1	IADEND_1 (conversion end)	30	H'0078 to H'007B	DTCEB7	IPRD7 and IPRD6	↓ Low
	IADCMP_1 (compare condition match)	31	H'007C to H'007F	DTCEB6		
A/D converter unit 2* ²	IADEND_2 (conversion end)	32	H'0080 to H'0083	DTCEB5	IPRD5 and IPRD4	
	IADCMP_2 (compare condition match)	33	H'0084 to H'0087	DTCEB4		
DTC	ISWDTEND (data transfer end)	34	H'0088 to H'008B	—	IPRD3 and IPRD2	
ELC	ELC1FP (ELSR12 event generation)	35	H'008C to H'008F	DTCEB3	IPRD1 and IPRD0	
	ELC2FP (ELSR30 event generation)	36	H'0090 to H'0093	DTCEB2		

Origin of Interrupt Source	Interrupt Source	Vector Number	Vector Address*1	DTCEr	IPR	Priority
SCI3 channel 1	SCI3_1 ERI 1. Overrun error 2. Parity error 3. Framing error	37	H'0094 to H'0097	—	IPRE7 and IPRE6	High ↑
	SCI3_1 RXI	38	H'0098 to H'009B	DTCEB1		
	SCI3_1 TXI	39	H'009C to H'009F	DTCEB0		
	SCI3_1 TEI	40	H'00A0 to H'00A3	—		
SCI3 channel 2	SCI3_2 ERI 1. Overrun error 2. Parity error 3. Framing error	41	H'00A4 to H'00A7	—	IPRE5 and IPRE4	
	SCI3_2 RXI	42	H'00A8 to H'00AB	DTCEC7		
	SCI3_2 TXI	43	H'00AC to H'00AF	DTCEC6		
	SCI3_2 TEI	44	H'00B0 to H'00B3	—		
SCI3 channel X	SCI3_X ERI 1. Overrun error 2. Parity error 3. Framing error	45	H'00B4 to H'00B7	—	IPRE3 and IPRE2	
	SCI3_X RXI	46	H'00B8 to H'00BB	DTCEC5		
	SCI3_X TXI	47	H'00BC to H'00BF	DTCEC4		
	SCI3_X TEI	48	H'00C0 to H'00C3	—		
—	Reserved	49 to 58	H'00C4 to H'00EB	—	—	
IIC2/SSU	1. IIC-BUS mode — NAKI — STPI	59	H'00EC to H'00EF	—	IPRF3 and IPRF2	
	2. Clock synchronous mode — Overrun					
	3. SSU mode — Overrun (OEI) — Conflict (CEI)					
	RXI	60	H'00F0 to H'00F3	DTCED7		
	TXI	61	H'00F4 to H'00F7	DTCED6		
	TEI	62	H'00F8 to H'00FB	—		
					Low ↓	

Origin of Interrupt Source	Interrupt Source	Vector Number	Vector Address* ¹	DTCER	IPR	Priority
—	Reserved	63 to 68	H'00FC to H'0113	—	—	High
Timer RA/ HW-LIN	1. Timer RA	69	H'0114 to H'0117	—	IPRG5 and IPRG4	↑
	— ITAUD					
	2. HW-LIN					
	— Bus conflict detection (BCDCT)					
	— Sync Break detection (SBDCT)					
— Sync Field measurement end (SFDCT)						
Timer RB	ITBUD	70	H'0118 to H'011B	—	IPRG3 and IPRG2	↑
Timer RC* ³	ITCMA (input capture A/compare match A)	71	H'011C to H'011F	DTCED3	IPRG1 and IPRG0	
	ITCMB (input capture B/compare match B)	72	H'0120 to H'0123	DTCED2		
	ITCMC (input capture C/compare match C)	73	H'0124 to H'0127	DTCED1		
	ITCMD (input capture D/compare match D)	74	H'0128 to H'012B	DTCED0		
	ITCOV counter overflow	75	H'012C to H'012F	—		
Timer RD unit 0 channel 0	ITDMA0_0 (input capture A/compare match A)	76	H'0130 to H'0133	DTCEE7	IPRH7 and IPRH6	↓
	ITDMB0_0 (input capture B/compare match B)	77	H'0134 to H'0137	DTCEE6		
						Low

Origin of Interrupt Source	Interrupt Source	Vector Number	Vector Address*1	DTCER	IPR	Priority
Timer RD unit 0 channel 0	ITDMC0_0 (input capture C/compare match C)	78	H'0138 to H'013B	DTCEE5	IPRH7 and IPRH6	
	ITDMD0_0 (input capture D/compare match D)	79	H'013C to H'013F	DTCEE4		
	ITDOV0_0 overflow	80	H'0140 to H'0143	—		
Timer RD unit 0 channel 1	ITDUD0_1 underflow	81	H'0144 to H'0147	—	IPRH5 and IPRH4	
	ITDMA0_1 (input capture A/compare match A)	82	H'0148 to H'014B	DTCEE3		
	ITDMB0_1 (input capture B/compare match B)	83	H'014C to H'014F	DTCEE2		
	ITDMC0_1 (input capture C/compare match C)	84	H'0150 to H'0153	DTCEE1		
	ITDMD0_1 (input capture D/compare match D)	85	H'0154 to H'0157	DTCEE0		
	ITDOV0_1 overflow	86	H'0158 to H'015B	—		
Timer RD unit 1 channel 2*4	ITDMA1_2 (input capture A/compare match A)	87	H'015C to H'015F	DTCEF7	IPRH3 and IPRH2	
	ITDMB1_2 (input capture B/compare match B)	88	H'0160 to H'0163	DTCEF6		
	ITDMC1_2 (input capture C/compare match C)	89	H'0164 to H'0167	DTCEF5		
	ITDMD1_2 (input capture D/compare match D)	90	H'0168 to H'016B	DTCEF4		
	ITDOV1_2 overflow	91	H'016C to H'016F	—		

Origin of Interrupt Source	Interrupt Source	Vector Number	Vector Address* ¹	DTCEr	IPR	Priority
Timer RD unit 1 channel 3* ⁴	ITDUD1_3 underflow	92	H'0170 to H'0173	—	IPRH3 and IPRH2	High ↑
	ITDMA1_3 (input capture A/compare match A)	93	H'0174 to H'0177	DTCEF3	IPRH1 and IPRH0	
	ITDMB1_3 (input capture B/compare match B)	94	H'0178 to H'017B	DTCEF2		
	ITDMC1_3 (input capture C/compare match C)	95	H'017C to H'017F	DTCEF1		
	ITDMD1_3 (input capture D/compare match D)	96	H'0180 to H'0183	DTCEF0		
—	ITDOV1_3 overflow	97	H'0184 to H'0187	—		Low ↓
—	Reserved	98, 99	H'0188 to H'018F	—	—	
Timer RE	Second interrupt	100	H'0190 to H'0193	DTCEG4	IPRI7 and IPRI6	
	Minute interrupt	101	H'0194 to H'0197	DTCEG3		
	Hour interrupt	102	H'0198 to H'019B	DTCEG2		
	Day interrupt	103	H'019C to H'019F	DTCEG1		
	Week interrupt	104	H'01A0 to H'01A3	DTCEG0		
	Compare match	105	H'01A4 to H'01A7	—		
—	Reserved	106 to 108	H'01A8 to H'01B3	—	—	
Timer RG	ITGMA (input capture A/compare match A)	109	H'01B4 to H'01B7	DTCEH3	IPRI3 and IPRI2	
	ITGMB (input capture B/compare match B)	110	H'01B8 to H'01BB	DTCEH2		
	ITGOV	111	H'01BC to H'01BF	—		
	ITGUD	112	H'01C0 to H'01C3	—		
—	Reserved	113 to 116	H'01C4 to H'01D3	—	—	

Origin of Interrupt Source	Interrupt Source	Vector Number	Vector Address* ¹	DTCER	IPR	Priority
SCIX	SCIX0 (break field low width detection)	117	H'01D4 to H'01D7	—	IPRJ7 and IPRJ6	High
	SCIX1 (control field 0 match, control field 1 match, priority interrupt bit detection)	118	H'01D8 to H'01DB	—		
	SCIX2 (bus conflict detection)	119	H'01DC to H'01DF	—		
	SCIX3 (available edge detection)	120	H'01E0 to H'01E3	—		
TMR	CMI0 (TCORA_0 compare match, TCORB_0 compare match)	121	H'01E4 to H'01E7	—	IPRJ5 and IPRJ4	Low
	CMI1 (TCORA_1 compare match, TCORB_1 compare match)	122	H'01E8 to H'01EB	—		

- Notes:
1. Lower 16 bits of the vector address when VOFR = H'0000
 2. Provided for the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups only. This area is reserved for the other groups.
 3. Provided for the H8S/20103R, H8S/20115R, H8S/20323R, and H8S/20335R Groups only. This area is reserved for the other groups.
 4. Not provided for the H8S/20103R and H8S/20115R Groups.

4.5 Interrupt Control Modes and Interrupt Operation

The interrupt controller has two modes: interrupt control mode 0 and interrupt control mode 2. Interrupt operations differ depending on the interrupt control mode. The interrupt control mode is selected by INTCR. Table 4.4 shows the differences between interrupt control mode 0 and interrupt control mode 2.

Table 4.4 Interrupt Control Modes

Interrupt Control Mode	Priority Setting Registers	Interrupt Mask Bits	Description
0	Default	I	The priorities of interrupt sources are fixed at the default settings. Interrupt sources except for NMI is masked by the I bit.
2	IPR	I1 and I0	Four priority levels except for NMI can be set with IPR. Four-level interrupt mask control is performed by bits I1 and I0.

4.5.1 Interrupt Control Mode 0

In interrupt control mode 0, interrupt requests except for NMI is masked by the I bit in CCR of the CPU. Figure 4.3 shows a flowchart of the interrupt acceptance operation in this case.

1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
2. If the I bit is set to 1, only an NMI interrupt is accepted, and other interrupt requests are held pending. If the I bit is cleared, an interrupt request is accepted.
3. When interrupt requests are sent to the interrupt controller, the highest-ranked interrupt request according to the priority system is accepted, and other interrupt requests are retained.
4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
5. The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
6. The I bit in CCR is set to 1. This masks all interrupts except NMI.
7. The CPU generates a vector address for the accepted interrupt request and starts execution of the interrupt handling routine at the address indicated by the contents of the start address in the vector table.




Figure 4.3 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0

4.5.2 Interrupt Control Mode 2

In interrupt control mode 2, mask control is executed in four levels for interrupt requests except NMI by comparing the EXR interrupt mask level (I1 and I0 bits*) in the CPU and the IPR setting. Figure 4.4 shows a flowchart of the interrupt acceptance operation.

1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
2. When interrupt requests are sent to the interrupt controller, the interrupt with the highest priority according to the interrupt priority levels set in IPR is selected, and lower-priority interrupt requests are held pending. If the same priority are generated at the same time, the interrupt request is selected according to the default priority system shown in table 4.3.
3. Next, the priority of the selected interrupt request is compared with the interrupt mask level set in EXR. An interrupt request with a priority no higher than the mask level set at that time is held pending, and only an interrupt request with a priority higher than the interrupt mask level is accepted.
4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
5. The PC, CCR, and EXR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
6. The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the priority level of the accepted interrupt. If the accepted interrupt is NMI, the interrupt mask level is set to H'3.
7. The CPU generates a vector address for the accepted interrupt request and starts execution of the interrupt handling routine at the address indicated by the contents of the start address in the vector table.

Note: * The I2 bit does not affect the mask control.




Figure 4.4 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2

4.5.3 Interrupt Exception Handling Sequence

Figure 4.5 shows the interrupt exception handling sequence. The example shown is for the case where interrupt control mode 0, the program area, and stack area are in on-chip memory.




Figure 4.5 Interrupt Exception Handling

4.5.4 Interrupt Response Time

Table 4.5 shows interrupt response time, the interval between generation of an interrupt request and execution of the first instruction in the interrupt handling routine.

Table 4.5 Interrupt Response Times

No.	Execution Status	Interrupt Control Mode 0	Interrupt Control Mode 2
1	Interrupt priority determination* ¹		3
2	Number of wait states until executing instruction ends* ²		1 to 21
3	PC, CCR, EXR stack	2	3
4	Vector fetch		2
5	Instruction fetch* ³		2
6	Internal processing* ⁴		2
Total (using on-chip memory)		12 to 32	13 to 33

Notes: 1. Two states in case of internal interrupt
 2. Refers to MULXS and DIVXS instructions.
 3. Prefetch after interrupt acceptance and interrupt handling routine prefetch
 4. Internal processing after interrupt acceptance and internal processing after vector fetch

4.5.5 DTC Activation by Interrupt

The DTC can be activated by an interrupt request. In this case, the following options are available:

1. Interrupt request to CPU
2. Activation request to DTC
3. Both of the above

For details of interrupt requests that can be used to activate the DTC, see table 4.3 and section 11, Data Transfer Controller (DTC).

4.6 Usage Notes

4.6.1 Conflict between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to mask interrupt requests, the masking becomes effective after execution of the instruction. When an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, if an interrupt is generated during execution of the instruction, the interrupt concerned is still enabled on completion of the instruction, and so interrupt exception handling for that interrupt will be executed after completion of the instruction. However, if there is an interrupt request of higher priority than that interrupt, interrupt exception handling with the higher-priority interrupt is executed, and that lower-priority interrupt will be ignored. The same also applies when an interrupt source flag is cleared to 0. Figure 4.6 shows an example in which the IRQ0E bit in IER is cleared to 0. The above conflict does not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked.




Figure 4.6 Conflict between Interrupt Generation and Disabling

4.6.2 Instructions that Disable Interrupts

Instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions is executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit is set by one of these instructions, the new value becomes valid after two states that execution of the instruction ends.

4.6.3 Time when Interrupts are Disabled

There are time when interrupt acceptance is disabled by the interrupt controller. The interrupt controller disables interrupt acceptance for a 3-state period after the CPU has updated the mask level with an LDC, ANDC, ORC, or XORC instruction.

4.6.4 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the transfer is not accepted until the transfer is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interrupt exception handling starts at a break in the transfer cycle. The PC value saved on the stack in this case is the address of the next instruction. Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

```
L1:   EEPMOV.W  
      MOV.W   R4, R4  
      BNE    L1
```

4.6.5 Changing PMR, ISCRH, ISCR L and INCCR

When the PMR, ISCRH, ISCR L, and INCCR are modified to change an IRQ7 to IRQ0 interrupt function, the interrupt request flag bit may be set to 1 at an unintended time. To prevent this, the pin function should be changed when the interrupt request is disabled, then the interrupt request flag should be cleared to 0 after a specific interval time*.

Figure 4.7 shows the procedure to modify PMR (port mode register), ISCRH, ISCR L, and INCCR and clear the interrupt request flags.

Note: Two states + a minimum interval for input (t_{IH}/t_{IL})




Figure 4.7 Procedure to Modify PMR, ISCRH, ISCR L, and INCCR and Clear Interrupt Request Flag

4.6.6 IRQ Status Register (ISR)

Depending on the pin state after a reset, IRQnF may be set to 1. Therefore, always read ISR and clear it to 0 after resets.

4.6.7 $\overline{\text{NMI}}$ Pin

The $\overline{\text{NMI}}$ pin is also used to set up entry to boot mode on exit from the reset state. In using the $\overline{\text{NMI}}$ pin, note that the low-level should not be being applied to the $\overline{\text{NMI}}$ pins on exit from the reset state (including power-on reset). In general, it is recommended that the connection of a pull-up resistor to the $\overline{\text{NMI}}$ pin.

Section 5 Clock Pulse Generator

The clock pulse generator is comprised of a high-speed on-chip oscillator (OCO), a 1/2 divider for the high-speed OCO, the main oscillator, a duty correction circuit, a low-speed OCO, a dedicated low-speed OCO for the WDT, a sub-oscillator, a clock selection circuit, a system clock divider, a PSC divider for peripheral modules, and a ϕ_s divider for the bus master and memory.

Table 5.1 lists clock source symbols and their meanings used in this manual.

Table 5.1 Clock Source Symbols

Symbol	Description
ϕ_{40}	High-speed OCO output
ϕ_{hoco}	High-speed OCO frequency/2
ϕ_{loco}	Low-speed OCO output
ϕ_{wloco}	WDT-dedicated low-speed OCO output
ϕ_{osc}	Main oscillator output clock
ϕ_{sub}	Sub-oscillator output clock
ϕ_{high}	High-speed clock (ϕ_{hoco} or ϕ_{osc})
ϕ_{low}	Low-speed clock (ϕ_{loco} or ϕ_{sub})
ϕ_{base}	System reference clock
ϕ	System operation clock
ϕ_s	Bus master operation clock

5.1 Overview

- Choice of four clock sources:
 ϕ_{loco} , ϕ_{sub} , ϕ_{hoco} and ϕ_{osc}

- Choice of two frequencies of the high-speed OCO by the user software:
40 MHz and 32 MHz

The signal generated by dividing the above clock by 2 can be used as a ϕ_{base} and the above clock can be used as the clock source for timer RA, timer RC, timer RD, and timer RG.

- Trimmable high-speed OCO oscillation frequencies

Although the high-speed OCO is trimmed to 40 MHz in its initial state, it can also be trimmed to accommodate specific user operation conditions.

- Main oscillation backup function

By detecting a ϕ_{osc} stop, it is possible to automatically switch the system clock to either ϕ_{hoco} or ϕ_{low} .

- Clock switching interrupt function

When the system clock is switched from ϕ_{osc} to ϕ_{hoco} or ϕ_{loco} , a CPU interrupt can be generated if enabled.

Figure 5.1 shows a block diagram of the clock pulse generation circuit.




Figure 5.1 Block Diagram of Clock Pulse Generation Circuit

The system reference clock (ϕ_{base}) is the reference clock on which the CPU and on-chip peripheral modules operate. ϕ_{base} can be divided by a value from 1 to 128 in the system clock divider, and the divided clock is supplied as the system clock ϕ . The system clock ϕ is divided by a value from 2 to 8192 in the PSC divider, and the divided clock can be supplied to on-chip peripheral modules. The system clock ϕ is also divided by a value from 1 to 32 in the ϕ_{s} divider, and the divided clock can be supplied to the bus master and memory.

After release from a reset, ϕ_{base} is switched to the low-speed OCO.

5.2 Register Descriptions

- Backup control register (BAKCR)
- System clock control register (SYSCCR)
- Power-down control register 1 (LPCR1)
- Power-down control register 2 (LPCR2)
- Power-down control register 3 (LPCR3)
- OSC oscillation settling control status register (OSCCSR)
- High-speed OCO control register (HOOCR)
- High-speed OCO trimming data protect register (HOTRMDPR)
- High-speed OCO trimming data register 1 (HOTRMDR1)
- High-speed OCO trimming data register 2 (HOTRMDR2)
- High-speed OCO trimming data register 3 (HOTRMDR3)
- High-speed OCO trimming data register 4 (HOTRMDR4)
- 32-MHz high-speed OCO trimming data register 1 (HO32TRMDR1)
- 32-MHz high-speed OCO trimming data register 2 (HO32TRMDR2)
- 32-MHz high-speed OCO trimming data register 3 (HO32TRMDR3)
- 32-MHz high-speed OCO trimming data register 4 (HO32TRMDR4)

5.2.1 Backup Control Register (BAKCR)

Address: H'FF06D4

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	WI	WE	OSCBAKE	BAKCKSEL	CKSWIE	CKSWIF	OSCHLT	—

Value after reset: 1 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	WI	Write inhibit	0: Writing is permitted. 1: Writing is inhibited.	W
6	WE	Write enable	0: Writing is disabled. 1: Writing is enabled. [Setting condition] When 0 is written to WI and 1 is written to WE at the same time. [Clearing condition] When 0 is written to WI and WE at the same time.	R/W
5	OSCBAKE	External clock backup enable	0: External clock backup is disabled. 1: External clock backup is enabled.*	R/W
4	BAKCKSEL	Backup destination clock source select	0: ϕ_{low} 1: ϕ_{hoco}	R/W
3	CKSWIE	Clock switching interrupt enable	0: Interrupt requests are disabled. 1: Interrupt requests are enabled.	R/W
2	CKSWIF	Clock switching interrupt flag	0: A clock switching interrupt request has not been generated. 1: A clock switching interrupt request has been generated. [Setting condition] When the system clock for the LSI is switched from ϕ_{osc} to ϕ_{hoco} or ϕ_{low} while OSCBAKE is 1. [Clearing condition] When 1 is read from the bit and then 0 is written to the same bit.	R/W

Bit	Symbol	Bit Name	Description	R/W
1	OSCHLT	Main oscillator stop detect flag	0: The external main oscillator is oscillating. 1: The external main oscillator is stopped. [Setting condition] When the external main oscillator is stopped while OSCBAKE is 1.	R
0	—	Reserved	This bit is read as 0. The write value should be 0.	—

Notes: Be sure to use MOV instructions to write values to this register.

- * Enable the external clock backup after completion of switching of the system clock from ϕ_{loco} to ϕ_{osc} . If enabling of the backup function is followed by switching of the system clock from ϕ_{loco} to ϕ_{osc} , switching of the clock signal may fail due to erroneous detection by the clock-stop detection circuit. Furthermore, if an application is also using the backup function in the period of switching of the system clock signal between ϕ_{low} and ϕ_{osc} , disable the backup function while ϕ_{low} is in use as the system clock signal.

- WI bit (write inhibit)

This register can be written to only when this bit is 0. This bit is always read as 1.

- WE bit (write enable)

Bits 5 to 2 in this register can be written to when this bit is 1.

- OSCBAKE bit (external clock backup enable)

The main oscillator stop detect circuit is enabled when this bit is 1. When this LSI operates at the external main oscillator clock, the backup function is enabled.

By detecting a ϕ_{osc} stop, the system clock is automatically switched to either ϕ_{hoco} or ϕ_{low} .

- CKSWIE bit (clock switching interrupt enable)

The main clock switching interrupt requests are enabled when this bit is 1.

- CKSWIF bit (clock switching interrupt enable)

This is a clock switching interrupt request flag.

- OSCHLT bit (main oscillator stop detect flag)

When the OSCBAKE bit is 1, this bit indicates the results of external oscillator stop detection. This bit, however, simply indicates whether the oscillator is active or not; it does not indicate a stable oscillation. When OSCBAKE is 0, this bit is always read as 0. An oscillator stop is detected when the external oscillator is between 0 to 2 MHz.

5.2.2 System Clock Control Register (SYSCCR)

Address: H'FF06D0

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	WI	WE	PHIHSEL	PHILSEL	—	SUBNC[1:0]		—
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	WI	Write inhibit	0: Writing is permitted. 1: Writing is inhibited.	W
6	WE	Write enable	0: Writing is disabled. 1: Writing is enabled. [Setting condition] When 0 is written to WI and 1 is written to WE at the same time. [Clearing condition] When 0 is written to WI and WE at the same time.	R/W
5	PHIHSEL	ϕ high clock source select	0: ϕ hoco 1: ϕ osc [Setting condition] When 1 is written to this bit while CKSWIF in BAKCR is 0. [Clearing conditions] <ul style="list-style-type: none"> When 0 is written to this bit. When the main oscillator stop state is detected while the system clock selects ϕosc and OSCBAKE and BAKCKSEL in BAKCR are 1, respectively. 	R/W
4	PHILSEL	ϕ low clock source select	0: ϕ loco 1: ϕ sub	R/W
3	—	Reserved	This bit is read as 0. The write value should be 0.	—

Bit	Symbol	Bit Name	Description	R/W
2, 1	SUBNC [1:0]*	ϕ sub noise canceler sampling function setting	00: The sampling circuit is disabled. 01: Sampling is performed at ϕ base/4. 10: Sampling is performed at ϕ base/16. 11: Setting prohibited	R/W
0	—	Reserved	This bit is read as 0. The write value should be 0.	—

Notes: A MOV instruction should be used to write to this register.

- * Only enable the sampling circuit after completion of switching of the system clock from ϕ loco to ϕ osc. If the sampling circuit is enabled while the system clock is ϕ loco, the supply of ϕ subclock will be stopped during the period of waiting for stable ϕ osc oscillation when the system clock is switched from ϕ loco to ϕ osc. Furthermore, if an application is also using the sampling circuit of the noise canceler for the ϕ subclock signal in the period of switching of the system clock signal between ϕ low and ϕ osc, disable the sampling circuit of the noise canceler for the ϕ subclock signal while ϕ low remains in use as the system clock signal.

- WI bit (write inhibit)

This register can be written to only when this bit is 0. This bit is always read as 1.

- WE bit (write enable)

Bits 5, 4, 2, and 1 in this register can be written to when this bit is 1.

- PHIHSEL bit (ϕ high clock source select)

This bit is 1 when 0 is written to the WI bit in BAKCR at CKSWIF = 0 and WE = 1 and then 1 is written to this bit. If 0 is written to WI and this bit at WE = 1, this bit remains 0. If the main oscillator stop is detected while the system clock selects ϕ osc and OSCBAKE and BAKCKSEL in BAKCR are 1, respectively, this bit is 0.

- PHILSEL bit (ϕ low clock source select)

When 0 is written to WI and 1 is written to this bit at WE = 1, this bit is 1.

When 0 is written to WI and this bit at WE = 1, this bit is 0.

- SUBNC[1:0] bits (ϕ sub noise canceler sampling function setting)

Selects a sampling clock for the sub oscillator noise canceler. Enable the sampling circuit when ϕ sub is selected as a clock source for the timer RE, timer RA, and watchdog timer.

Note: The frequency of the low-speed on-chip oscillator varies greatly according to the power supply voltage and operating temperature. In designing application systems, allow sufficient margins for frequency variation.

5.2.3 Power-Down Control Register 1 (LPCR1)

Address: H'FF06D1

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	WI	WE	SSBY	PSCSTP	SLEEPS	STBYRS	—	PHIBSEL

Value after reset: 1 0 0 1 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	WI	Write inhibit	0: Writing is permitted. 1: Writing is inhibited.	W
6	WE	Write enable	0: Writing is disabled. 1: Writing is enabled. [Setting condition] When 0 is written to WI and 1 is written to WE at the same time. [Clearing condition] When 0 is written to WI and WE at the same time.	R/W
5	SSBY	Software standby	0: A transition is made to sleep mode. 1: A transition is made to standby mode.	R/W
4	PSCSTP	PSC divider stop	0: PSC divider is operating. 1: PSC divider is stopped*.	R/W
3	SLEEPS	ϕ source select for recovery from sleep mode	0: ϕ low 1: ϕ high	R/W
2	STBYRS	ϕ source select for recovery from standby mode	0: ϕ low 1: ϕ high	R/W
1	—	Reserved	This bit is read as 0. The write value should be 0.	—

Bit	Symbol	Bit Name	Description	R/W
0	PHIBSEL	ϕ base clock source select	0: ϕ low 1: ϕ high [Setting conditions] <ul style="list-style-type: none"> • When 1 is written to this bit. • When the system returns from sleep mode while SLEEPRS is 1. • When the system returns from standby mode while STBYRS is 1. [Clearing conditions] <ul style="list-style-type: none"> • When 0 is written to this bit. • When the main oscillator backup is generated while BAKCKSEL in BAKCR is 0. • When the system returns from sleep mode while SLEEPRS is 0. • When the system returns from standby mode while STBYRS is 0. 	R/W

Notes: A MOV instruction should be used to write to this register.

- * Operations of the peripheral modules using the ϕ clock are not affected by this bit setting.

- WI bit (write inhibit)
This register can be written to only when this bit is 0. This bit is always read as 1.
- WE bit (write enable)
Bits 5 to 2 in this register can be written to when this bit is 1.
- SSBY bit (software standby)
Selects a mode to be entered after the SLEEP instruction is executed.
- PSCSTP bit (PSC divider stop)
Stops the PSC divider circuit when this bit is 1. Peripheral modules using $\phi/2$ to $\phi/8192$ clocks stop operation. (The register values are retained.)
- SLEEPRS bit (ϕ source select for recovery from sleep mode)
Selects a clock source to be used when a transition is made from sleep mode to active mode.

- STBYRS bit (ϕ source select for recovery from standby mode)
Selects a clock source to be used when a transition is made from standby mode to active mode.
- PHIBSEL bit (ϕ base clock source select)
Selects a clock source for the ϕ base to be used in active mode or sleep mode.

5.2.4 Power-Down Control Register 2 (LPCR2)

Address: H'FF06D2

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	WI	WE	—	—	—	PHI[2:0]		

Value after reset: 1 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	WI	Write inhibit	0: Writing is permitted. 1: Writing is inhibited.	W
6	WE	Write enable	0: Writing is disabled. 1: Writing is enabled. [Setting condition] When 0 is written to WI and 1 is written to WE at the same time. [Clearing condition] When 0 is written to WI and WE at the same time.	R/W
5 to 3	—	Reserved	These bits are read as 0. The write value should be 0.	—
2 to 0	PHI[2:0]	System clock ϕ select	000: ϕ base 001: ϕ base/2 010: ϕ base/4 011: ϕ base/8 100: ϕ base/16 101: ϕ base/32 110: ϕ base/64 111: ϕ base/128	R/W

Note: A MOV instruction should be used to write to this register.

- WI (write inhibit)
This register can be written to only when this bit is 0. This bit is always read as 1.
- WE bit (write enable)
Bits 2 to 0 in this register can be written to when this bit is 1.

- PHI[2:0] bits (system clock ϕ select)
Selects a clock source for the system clock ϕ to be used in active mode or sleep mode. The clock is changed immediately after this bit is set.

5.2.5 Power-Down Control Register 3 (LPCR3)

Address: H'FF06D3

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	WI	WE	STBYINT	SLEEPINT	—	PHIS[2:0]		

Value after reset: 1 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	WI	Write inhibit	0: Writing is permitted. 1: Writing is inhibited.	W
6	WE	Write enable	0: Writing is disabled. 1: Writing is enabled. [Setting condition] When 0 is written to WI and 1 is written to WE at the same time. [Clearing condition] When 0 is written to WI and WE at the same time.	R/W
5	STBYINT	Standby mode interrupt generation flag	0: No interrupt has occurred in standby mode. 1: An interrupt has occurred in standby mode. [Setting condition] When an interrupt is generated in standby mode. [Clearing condition] When an interrupt is generated in states other than standby mode.	R
4	SLEEPINT	Sleep mode interrupt generation flag	0: No interrupt has occurred in sleep mode. 1: An interrupt has occurred in sleep mode. [Setting condition] When an interrupt is generated in sleep mode. [Clearing condition] When an interrupt is generated in states other than sleep mode.	R


Bit	Symbol	Bit Name	Description	R/W
3	—	Reserved	This bit is read as 0. The write value should be 0.	—
2 to 0	PHIS[2:0]	Bus master operation clock ϕ s select	000: ϕ 001: $\phi/2$ 010: $\phi/4$ 011: $\phi/8$ 100: $\phi/16$ 101: $\phi/32$ 110: Setting prohibited 111: Setting prohibited	R/W

Note: A MOV instruction should be used to write to this register.

- **WI bit (write inhibit)**
This register can be written to only when this bit is 0. This bit is always read as 1.
- **WE bit (write enable)**
Bits 2 to 0 in this register can be written to when this bit is 1.
- **STBYINT bit (standby mode interrupt generation flag)**
This bit is set to 1 when an interrupt is generated in standby mode. This bit is cleared to 0 when an interrupt is generated in the other state.
- **SLEEPINT bit (sleep mode interrupt generation flag)**
This bit is set to 1 when an interrupt is generated in sleep mode. This bit is cleared to 0 when an interrupt is generated in the other state.
- **PHIS[2:0] bit (bus master operation clock ϕ s select)**
Selects a clock source for the bus master operation clock ϕ s to be used in active mode or sleep mode. The clock is changed immediately after this bit is set.

5.2.6 OSC Oscillation Settling Control Status Register (OSCCSR)

Address: H'FF06D5



Value after reset: 0 0 0 0 1 1 1 1

Bit	Symbol	Bit Name	Description	R/W
7	OSCWEF	ϕ osc oscillation settling wait state completed flag	0: Number of wait states for a stable ϕ osc oscillation has not elapsed. 1: Number of wait states for a stable ϕ osc oscillation has elapsed. [Setting condition] <ul style="list-style-type: none"> • The number of states specified by the STS[3:0] bits having elapsed since starting of the main clock oscillator [Clearing conditions] <ul style="list-style-type: none"> • Switching of the functions of the PJ0 and PJ1 pins from general I/O to the oscillator functions • A transition to standby mode while the PJ0 and PJ1 pins are functioning as oscillator pins • Detection of stoppage of ϕosc oscillation while the backup function is enabled. 	R
6 to 4	—	Reserved	These bits are read as 0. The write value should be 0.	—
3 to 0	STS[3:0]	ϕ osc oscillation settling time select 3 to 0	Specifies the number of wait states for a stable ϕ osc oscillation. For the relationship between assigned values and the numbers of wait states, see table 5.2.	R/W

- STS[3:0] bits (ϕ osc oscillation settling time select 3 to 0)
 Specifies the number of wait states for a stable ϕ osc oscillation. The count clock is ϕ osc. Table 5.2 shows the relationship between assigned values and the numbers of wait states. If the system reference clock is ϕ osc when the system returns from the standby mode, or when the system reference clock is switched to ϕ osc, set these bits so that wait time will be 6.5 ms or greater depending on the frequency of the oscillator.
 The watchdog timer is enabled in the initial state. When switching the clock while the watchdog timer is enabled, take account of the oscillation settling time in adjusting the overflow cycle of the watchdog timer.

If the ϕ_{osc} is already oscillating stably or the ϕ_{osc} is an external clock input, wait time can be selected from 16 states (STS[3:0]=B'0000).

Table 5.2 Relationship between Operation Frequency and Number of Wait States

STS3	Bit			Number of Wait States	Operation Frequency				
	STS2	STS1	STS0		20 MHz	16 MHz	10 MHz	8 MHz	4 MHz
0	0	0	0	16 states	0.00	0.00	0.00	0.00	0.00
0	0	0	1	32 states	0.00	0.00	0.00	0.00	0.01
0	0	1	0	64 states	0.00	0.00	0.01	0.01	0.02
0	0	1	1	128 states	0.01	0.01	0.01	0.02	0.03
0	1	0	0	256 states	0.01	0.02	0.03	0.03	0.06
0	1	0	1	512 states	0.03	0.03	0.05	0.06	0.13
0	1	1	0	1024 states	0.05	0.06	0.10	0.13	0.26
0	1	1	1	2048 states	0.10	0.13	0.20	0.26	0.51
1	0	0	0	4096 states	0.20	0.26	0.41	0.51	1.02
1	0	0	1	8192 states	0.41	0.51	0.82	1.02	2.05
1	0	1	0	16384 states	0.82	1.02	1.64	2.05	4.10
1	0	1	1	32768 states	1.64	2.05	3.28	4.10	8.19
1	1	0	0	65536 states	3.28	4.10	6.55	8.19	16.38
1	1	0	1	131072 states	6.55	8.19	13.11	16.38	32.77
1	1	1	0	262144 states	13.11	16.38	26.21	32.77	65.54
1	1	1	1	262144 states	13.11	16.38	26.21	32.77	65.54

5.2.7 High-Speed OCO Control Register (HOCR)

Address: H'FF062A

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	HOCOE	—	—	—	—	—	—	—

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	HOCOE	High-speed OCO enable	0: The high-speed OCO is not used (standby state). 1: The high-speed OCO is used.	R/W
6 to 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

- HOCOE bit (high-speed OCO enable)
Controls operation of the high-speed OCO.

5.2.8 High-Speed OCO Trimming Data Protect Register (HOTRMDPR)

Address: H'FF062B

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	WI	WE	LOCKDW	TRMDRWE	—	—	—	—
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	WI	Write inhibit	0: Writing is permitted. 1: Writing is inhibited.	W
6	WE	Write enable	0: Writing is disabled. 1: Writing is enabled. [Setting condition] When 0 is written to WI and 1 is written to WE at the same time. [Clearing condition] When 0 is written to WI and WE at the same time.	R/W
5	LOCKDW	Trimming data register lock down	0: HOTMDR1 to HOTMDR4 can be written to. 1: HOTMDR1 to HOTMDR4 cannot be written to. [Setting condition] When 0 is written to WI and 1 is written to LOCKDW while WE is 1. [Clearing condition] Reset.	R/W
4	TRMDRWE	Trimming data register write enable	0: Writing to HOTMDR1 to HOTMDR4 is prohibited. 1: Writing to HOTMDR1 to HOTMDR4 is permitted. [Setting condition] When 0 is written to WI and 1 is written to TRMDRWE while WE is 1. [Clearing condition] When 0 is written to WI and TRMDRWE while WE is 1.	R/W
3 to 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

Note: A MOV instruction should be used to write to this register.

- **WI bit (write inhibit)**
This register can be written to only when this bit is 0. This bit is always read as 1.
- **WE bit (write enable)**
Bits 5 and 4 in this register can be written to when this bit is 1.
- **LOCKDW bit (trimming data register lock down)**
HOTMDR1 to HOTMDR4 cannot be written to when this bit is 1. Once this bit is set to 1, writing to HOTMDR1 to HOTMDR4 is prohibited, even if 0 is written to this bit, until a reset is applied.
- **TRMDRWE bit (trimming data register write enable)**
Writing to HOTMDR1 to HOTMDR4 is enabled when LOCKDW is 0 and TRMDRWE is 1.

5.2.9 High-Speed OCO Trimming Data Register 1 (HOTRMDR1)

Address: H'FF062C

Bit: b7 b6 b5 b4 b3 b2 b1 b0

HOTRMDR1[7:0]

Value after reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

Bit	Symbol	Bit Name	Description	R/W
7 to 0	HOTRMDR1 [7:0]	Trimming data 1	High-speed OCO frequency trimming data (40 MHz)	R/W

- HOTRMDR1[7:0] bits (trimming data 17 to 10)

Immediately after a reset, trimming data that produces a 40-MHz oscillation is loaded into the LSI, and the data is written to this register. Reading these bits yields an undefined value.

If this register is to be used for timing a 32-MHz oscillation, before setting the HOCO bit in HOCCR to 1, write the value stored in HO32TRMDR1 into HOTRMDR1.


By rewriting bits 7 to 0 of this register, the high-speed OCO can be trimmed to the desired frequency. When these bits are rewritten, the oscillator frequency of the high-speed OCO is modified after the oscillation has become stable.

The frequency changes as follows:

B'00000000 (minimum frequency) → B'11111111 (maximum frequency)

5.2.10 High-Speed OCO Trimming Data Register 2 (HOTRMDR2)

Address: H'FF062D



Value after reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

Bit	Symbol	Bit Name	Description	R/W
7 to 0	HOTRMDR2 [7:0]	Trimming data 2	High-speed OCO frequency trimming data (40 MHz)	R/W

Note: Bit 7 should not be modified when the frequency is trimmed to a desired frequency.

- HOTRMDR2[7:0] bits (trimming data 27 to 20)
Immediately after a reset, trimming data that produces a 40-MHz oscillation is loaded into the LSI, and the data is written to this register. Reading these bits yields an undefined value.
If this register is to be used for timing a 32-MHz oscillation, before setting the HOCOIE bit in HOCR to 1, write the value stored in HO32TRMDR2 into HOTRMDR2.

5.2.11 High-Speed OCO Trimming Data Register 3 (HOTRMDR3)

Address: H'FF062E

Bit: b7 b6 b5 b4 b3 b2 b1 b0

HOTRMDR3[7:0]							
---------------	--	--	--	--	--	--	--

Value after reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

Bit	Symbol	Bit Name	Description	R/W
7 to 0	HOTRMDR3 [7:0]	Trimming data 3	High-speed OCO frequency trimming data (40 MHz)	R/W

Note: Bit 7 should not be modified when the frequency is trimmed to a desired frequency.

- HOTRMDR3[7:0] bits (trimming data 37 to 30)

Immediately after a reset, trimming data that produces a 40-MHz oscillation is loaded into the LSI, and the data is written to this register. Reading these bits yields an undefined value.

If this register is to be used for timing a 32-MHz oscillation, before setting the HOCOE bit in HOCCR to 1, write the value stored in HO32TRMDR3 into HOTRMDR3.

5.2.12 High-Speed OCO Trimming Data Register 4 (HOTRMDR4)

Address: H'FF062F

Bit: b7 b6 b5 b4 b3 b2 b1 b0



Value after reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

Bit	Symbol	Bit Name	Description	R/W
7 to 0	HOTRMDR4 [7:0]	Trimming data 4	High-speed OCO frequency trimming data (40 MHz)	R/W

Note: Bit 7 should not be modified when the frequency is trimmed to a desired frequency.

- HOTRMDR4[7:0] bits (trimming data 47 to 40)
Immediately after a reset, trimming data that produces a 40-MHz oscillation is loaded into the LSI, and the data is written to this register. Reading these bits yields an undefined value.
If this register is to be used for timing a 32-MHz oscillation, before setting the HOCOIE bit in HOCR to 1, write the value stored in HO32TRMDR4 into HOTRMDR4.

5.2.13 32-MHz High-Speed OCO Trimming Data Register 1 (HO32TRMDR1)

Address: H'FF063A

Bit: b7 b6 b5 b4 b3 b2 b1 b0

HO32TRMDR1[7:0]

Value after reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

Bit	Symbol	Bit Name	Description	R/W
7 to 0	HO32TRMDR1 [7:0]	32-MHz trimming data 1	High-speed OCO frequency trimming data (32 MHz)	R

Note: Bit 7 should not be modified when the frequency is trimmed to a desired frequency.

- HO32TRMDR1[7:0] bits (32-MHz trimming data 17 to 10)

Immediately after a reset, trimming data that produces a 32-MHz oscillation is loaded into the LSI, and the data is written to this register. Reading these bits yields an undefined value.

If 32-MHz oscillation is required then before setting the HOCOE bit in HOCR to 1, copy the value stored in this register to HOTRMDR1.

5.2.14 32-MHz High-Speed OCO Trimming Data Register 2 (HO32TRMDR2)

Address: H'FF063B

Bit: b7 b6 b5 b4 b3 b2 b1 b0



Value after reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

Bit	Symbol	Bit Name	Description	R/W
7 to 0	HO32TRMDR2 [7:0]	32-MHz trimming data 2	High-speed OCO frequency trimming data (32 MHz)	R

Note: Bit 7 should not be modified when the frequency is trimmed to a desired frequency.

- HO32TRMDR2[7:0] bits (32-MHz trimming data 27 to 20)
Immediately after a reset, trimming data that produces a 32-MHz oscillation is loaded into the LSI, and the data is written to this register. Reading these bits yields an undefined value.
If 32-MHz oscillation is required, then before setting the HOCOE bit in HOCR to 1, copy the value stored in this register to HOTRMDR2.

5.2.15 32-MHz High-Speed OCO Trimming Data Register 3 (HO32TRMDR3)

Address: H'FF063C

Bit: b7 b6 b5 b4 b3 b2 b1 b0

HO32TRMDR3[7:0]

Value after reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

Bit	Symbol	Bit Name	Description	R/W
7 to 0	HO32TRMDR3 [7:0]	32-MHz trimming data 3	High-speed OCO frequency trimming data (32 MHz)	R

Note: Bit 7 should not be modified when the frequency is trimmed to a desired frequency.

- HO32TRMDR3[7:0] bits (32-MHz trimming data 37 to 30)

Immediately after a reset, trimming data that produces a 32-MHz oscillation is loaded into the LSI, and the data is written to this register. Reading these bits yields an undefined value.

If 32-MHz oscillation is required, then before setting the HOCOE bit in HOCR to 1, copy the value stored in this register to HOTRMDR3.

5.2.16 32-MHz High-Speed OCO Trimming Data Register 4 (HO32TRMDR4)

Address: H'FF063D

Bit: b7 b6 b5 b4 b3 b2 b1 b0



Value after reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

Bit	Symbol	Bit Name	Description	R/W
7 to 0	HO32TRMDR4 [7:0]	32-MHz trimming data 4	High-speed OCO frequency trimming data (32 MHz)	R/W

Note: Bit 7 should not be modified when the frequency is trimmed to a desired frequency.

- HO32TRMDR4[7:0] bits (32-MHz trimming data 47 to 40)
Immediately after a reset, trimming data that produces a 32-MHz oscillation is loaded into the LSI, and the data is written to this register. Reading these bits yields an undefined value.
If 32-MHz oscillation is required, then before setting the HOCOE bit in HOCR to 1, copy the value stored in this register to HOTRMDR4.

5.3 Operation of Selection of System Reference Clock

After a reset, this LSI enters active mode operating in low-speed clocks. The user, by means of software, can change the system reference clock from a low-speed OCO clock to a high-speed OCO clock, the main oscillator clock, or a sub-oscillator clock.

Figure 5.2 shows a transition diagram between system reference clock states. Table 5.3 shows conditions under which clock sources can be switched.




Figure 5.2 Transition Diagram between LSI System Reference Clock States

Table 5.3 Clock Source Switching

Bit			Switching Operation
PHIBSEL	PHIHSEL	PHILSEL	
0	Don't care	0 → 1	$\phi_{loco} \rightarrow \phi_{sub}$
0	Don't care	1 → 0	$\phi_{sub} \rightarrow \phi_{loco}$
1	0 → 1	Don't care	$\phi_{hoco} \rightarrow \phi_{osc}$
1	1 → 0	Don't care	$\phi_{osc} \rightarrow \phi_{hoco}$
0 → 1	0	0	$\phi_{loco} \rightarrow \phi_{hoco}$
1 → 0	0	0	$\phi_{hoco} \rightarrow \phi_{loco}$
0 → 1	0	1	$\phi_{sub} \rightarrow \phi_{hoco}$
1 → 0	0	1	$\phi_{hoco} \rightarrow \phi_{sub}$
0 → 1	1	0	$\phi_{loco} \rightarrow \phi_{osc}$
1 → 0	1	0	$\phi_{osc} \rightarrow \phi_{loco}$
0 → 1	1	1	$\phi_{sub} \rightarrow \phi_{osc}$
1 → 0	1	1	$\phi_{osc} \rightarrow \phi_{sub}$

Table 5.4 shows the high-speed OCO, low-speed OCO, main oscillator, and sub-oscillator operation states in each operating mode (system state).

Table 5.4 Clock Operation States in Each Operating Mode

System State	System Clock	High-Speed OCO State	Main Oscillator State	Low-Speed OCO State	Sub-Oscillator State
Reset released	ϕ_{loco}	Stopped	Stopped	Oscillating	Oscillating* ⁴
Active mode, sleep mode	ϕ_{hoco}	Oscillating	Depending on user setting* ²	Oscillating	
	ϕ_{osc}	Depending on user setting* ¹	Depending on user setting* ³	Oscillating	
	ϕ_{loco}	Depending on user setting* ¹	Depending on user setting* ²	Oscillating	
	ϕ_{sub}	Depending on user setting* ¹	Depending on user setting* ²	Oscillating	
Standby mode	None	Stopped	Stopped	Oscillating	

- Notes: 1. Can be set with the HOCOE bit in HOCR.
 2. Can be set with the PMRJ[1:0] bits in PMRJ.
 3. Backup operation is performed by selecting the oscillation stop with the PMRJ[1:0] bits in PMRJ when the backup function is enabled.
 4. A crystal resonator should be connected when a sub-oscillator clock is used. To switch the system reference clock to ϕ_{sub} immediately after the power-on, oscillation settling time for the sub-oscillator should be ensured.

5.3.1 Switching System Reference Clock to ϕ_{hoco}

Figure 5.3 shows a flowchart of the process in which the LSI automatically ensures oscillation settling time for the high-speed OCO and switches from ϕ_{loco} to a high-speed OCO. Figure 5.4 shows a flowchart of the process in which a user ensures high-speed OCO settling time and switches from ϕ_{loco} to a high-speed OCO.




Figure 5.3 Flowchart for Automatically Ensuring Oscillation Settling Time and Switching from ϕ_{loco} to High-Speed OCO




Figure 5.4 Flowchart for Ensuring Oscillation Settling Time by User and Switching from ϕ_{loco} to High-Speed OCO

5.3.2 Switching System Reference Clock to ϕ_{osc}

Figures 5.5 and 5.6 show flowcharts of the processes in which the system reference clocks are switched from ϕ_{loco} to ϕ_{osc} .




Figure 5.5 Flowchart of Clock Switching from ϕ_{loco} to ϕ_{osc} (1)




Figure 5.6 Flowchart of Clock Switching from ϕ_{oco} to ϕ_{osc} (2)

5.3.3 Clock Change Timing

(1) Switching Division Ratio for the Same Clock Source

Figure 5.7 shows a division ratio switching timing chart for the same clock source.






Figure 5.7 Timing of Division Ratio Switching for the Same Clock Source

(2) Switching System Reference Clock Source

Figures 5.8 and 5.9 show clock source switching timing charts for the system reference clock.



**Figure 5.8 Timing of Clock Source Switching
 (When the switching destination clock source is active)**



**Figure 5.9 Timing of Clock Source Switching
(When the switching destination clock source is stopped)**


Oscillation stabilization wait time varies with switching destination clock sources. If the destination clock is ϕ_{osc} , wait time is specified by the STS[3:0] bit of the OSCCSR. For oscillation stabilization wait time values, see table 5.2.

During oscillation stabilization wait time, the ϕ_{base} stops; therefore, any module that operates with the ϕ_{base} as a reference, including the bus master, stops. The register retains the pre-switching value.


5.3.4 Backup Operation

If the operating clock for the system is ϕ_{osc} and the backup function is enabled, when the main oscillator detects an oscillation halt condition, the system clock automatically switches to either ϕ_{hoco} or ϕ_{low} , according to BAKCKSEL in BAKCR. The period from the stopping of the main oscillator to the time the system clock is operating from ϕ_{hoco} or ϕ_{low} will be clock halt detection time + oscillation stabilization wait time for the backup clock. Time to wait for oscillation stabilization is 0 ms if the target backup clock is already oscillating when stopping of the main oscillator is detected.


To reduce power consumption, it is also possible to set the target backup clock to a stopped state when the backup function is enabled. In that case, the target backup clock is automatically activated when stopping of the main clock oscillator is detected. The system clock is then changed after a certain amount of oscillation settling time. This LSI circuit may malfunction during operation with the back-up function. Accordingly, usage with the watchdog timer is recommended.




**Figure 5.10 Timing of Backup Operation When Main Oscillator Stops at High Level
(When the backup destination clock is active)**



**Figure 5.11 Timing of Backup Operation When Main Oscillator Stops at Low Level
(When the backup destination clock is active)**



**Figure 5.12 Timing of Backup Operation When Main Oscillator Stops at High Level
(When the backup destination clock is stopped)**



**Figure 5.13 Timing of Backup Operation When Main Oscillator Stops at Low Level
(When the backup destination clock is stopped)**

5.4 High-Speed On-Chip Oscillator

5.4.1 Procedures for Switching to 32MHz

After release from a reset, the high-speed OCO is trimmed so that it will oscillate at 40 MHz. Figure 5.14 shows a flowchart for the switching of the oscillation frequency of the high-speed OCO to 32 MHz. Frequencies should be changed when the high-speed OCO is at reset.




Figure 5.14 Flowchart for Switching High-Speed OCO Frequency to 32 MHz

5.4.2 Trimming of High-Speed OCO

Users can trim the on-chip oscillator frequency, supplying the external reference pulses with the input capture function in the on-chip timer. An example of trimming flow using timer RC and a timing chart are shown in figures 5.15 and 5.16, respectively. Because HOTRMDR1 is initialized by a reset, when users have trimmed the oscillators, some operations after a reset are necessary, such as trimming it again or saving the trimming value in an external device for later reloading.




Figure 5.15 Example of Flow for Trimming High-Speed OCO Frequency




Figure 5.16 Timing Chart of Trimming of High-Speed OCO Frequency

The high-speed OCO frequency is obtained by the expression below. Since the input-capture input is sampled at the rate of the high-speed OCO, the calculated result includes a sampling error of ± 1 clock cycle.

$$F_{oco} = \frac{(M + \alpha) - M}{t_A} \text{ (MHz)}$$

F_{oco} = High-speed OCO frequency

t_A = Cycle of reference clock (us)

M = Timer RC counter value

Note: For the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups, timer RD should be used instead of timer RC.

5.5 Main Oscillator

This LSI has two methods to supply external clock pulses into it: connecting a crystal or ceramic resonator, and an external clock. Figure 5.17 shows a block diagram of the main oscillator.




Figure 5.17 Block Diagram of Main Oscillator

5.5.1 Connecting Crystal Resonator

Figure 5.18 shows an example of connecting a crystal resonator. An AT-cut parallel-resonance crystal resonator should be used.

A damping resistor R_d should be added, if necessary. Since the resistor values vary depending on the resonator, use values recommended by the resonator manufacturer.

If the resonator manufacturer specifies that a feedback resistor should be added externally to the chip, add a feedback resistor between OSC1 and OSC2 following the instruction.




Figure 5.18 Example of Connection to Crystal Resonator

5.5.2 Connecting Ceramic Resonator

Figure 5.19 shows an example of connecting a ceramic resonator.

A damping resistor R_d should be added, if necessary. Since the resistor values vary depending on the resonator, use values recommended by the resonator manufacturer.

If the resonator manufacturer specifies that a feedback resistor should be added externally to the chip, add a feedback resistor between OSC1 and OSC2 following the instruction.




Figure 5.19 Example of Connection to Ceramic Resonator

5.5.3 External Clock Input Method

To use the external clock, input the external clock on pin OSC1. Figure 5.20 shows an example of connection. The duty cycle of the external clock signal must be 45 to 55%.




Figure 5.20 Example of External Clock Input

Note: To input the external clock, set the PMRJ[1:0] bits to 01. Do not input the external clock while PMRJ[1:0] bits are set to 11.

5.6 Sub Oscillator

Figure 5.21 shows a block diagram of the sub oscillator.




Figure 5.21 Block Diagram of Sub Oscillator

5.6.1 Connecting 32.768-kHz Crystal Resonator

Clock pulses can be supplied to the sub divider by connecting a 32.768-kHz crystal resonator, as shown in figure 5.22. A damping resistor R_d should be added, if necessary. Since the resistor values vary depending on the resonator, use values recommended by the resonator manufacturer.




Figure 5.22 Typical Connection to 32.768-kHz Crystal Resonator

5.6.2 Pin Connection when not Using Subclock

When the subclock is not used, connect pin X1 to VSS and leave pin X2 open, as shown in figure 5.23.




Figure 5.23 Pin Connection when not Using Subclock

5.7 Prescaler

The prescaler is a 13-bit counter using the system clock (ϕ) as its input clock. The outputs, which are divided clocks, are used as internal clocks by the on-chip peripheral modules. The prescaler is initialized to H'0000 and stops counting after a reset. It starts counting when the PSCSTP bit in LPCR1 is cleared. The prescaler counter cannot be accessed by the CPU.

The outputs from the prescaler is shared by the on-chip peripheral modules. The division ratio can be set separately for each on-chip peripheral module. The clock input to the prescaler is a system clock with the division ratio specified by bits PHI[2:0] in LPCR2.

5.8 Usage Notes

5.8.1 Note on Resonators

Resonator characteristics are closely related to board design and should be carefully evaluated by the user, referring to the examples shown in this section. Resonator circuit parameters will differ depending on the resonator element, stray capacitance of the PCB, and other factors. Suitable values should be determined in consultation with the resonator element manufacturer. Design the circuit so that the resonator element never receives voltages exceeding its maximum rating.

5.8.2 Notes on Board Design

When using a crystal resonator (ceramic resonator), place the resonator and its load capacitors as close as possible to pins OSC1 and OSC2. Other signal lines should be routed away from the oscillator circuit to prevent induction from interfering with correct oscillation (see figure 5.24).




Figure 5.24 Example of Incorrect Board Design

Section 6 Power-Down Modes

In addition to normal active mode, this LSI can enter either of the two power-down modes after release from a reset, in which power consumption is reduced. As other measures for reduced power consumption, this LSI also has a bus-master-clock division function for the low-speed-operation of bus masters, module standby function which allows the selective stopping of on-chip peripheral modules, and a PSC-divider stopping function. Further power consumption is possible by selecting the low-speed on-chip oscillator clock ϕ_{loco} , or sub-oscillator clock ϕ_{sub} as the source of the system clock ϕ to operate the LSI at a low speed. After release from a reset, all of the peripheral functions except the timer RE and ELC are in the module standby state. Make the settings for the operation of module in the corresponding registers after the module standby state is released.

- Active Mode

The CPU and on-chip peripheral modules operate on the system clock ϕ . The system clock frequency can be selected from among ϕ_{base} to $\phi_{\text{base}}/128$, where ϕ_{base} is the system reference clock.

- Sleep Mode

The CPU is stopped. On-chip peripheral modules operate on the system clock ϕ .

- Standby Mode

The CPU and all the on-chip peripheral modules are stopped. However, timer RE can operate when the realtime clock mode is selected. The watchdog timer (WDT) also operates when the WDT-dedicated low-speed OCO or subclock is selected as the WDT clock source.

- Bus Master Clock Division Function

For the bus masters CPU and DTC, ROM, and RAM, the operating clock ϕ_s can be divided independently of the clock supplied to the peripheral modules. The bus master clock ϕ_s can be selected from among ϕ to $\phi/32$.

- PSC Divider Stop Function

The PSC divider can be stopped through software setting. Specifically, the peripheral modules using $\phi/2$ to $\phi/8192$ are stopped (register values are retained), whereas the ones using ϕ remain operating.

- Module Standby Function

Power consumption can be reduced by halting individual on-chip peripheral modules that are not in use.

6.1 Register Descriptions

The registers related to power-down modes are listed below.

- Power-down control register 1 (LPCR1)
- Power-down control register 2 (LPCR2)
- Power-down control register 3 (LPCR3)
- Module standby control register 1 (MSTCR1)
- Module standby control register 2 (MSTCR2)
- Module standby control register 3 (MSTCR3)
- Module standby control register 4 (MSTCR4)

6.1.1 Power-Down Control Registers 1, 2, and 3 (LPCR1, LPCR2, LPCR3)

LPCR1, LPCR2, and LPCR3 control power-down modes. For details, see section 5, Clock Pulse Generator.

6.1.2 Module Standby Control Register 1 (MSTCR1)

Address: H'FFFFDC

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	MSTWDT	—	MSTAD1	MSTAD2	MSTDA	MSTDTC	—	—

Value after reset: 1 0 1 1 1 1 0 0

Bit	Symbol	Bit Name	Description	R/W
7	MSTWDT	Watchdog timer module standby	0: Operating state 1: Standby state	R/W
6	—	Reserved	This bit is read as 0. The write value should be 0.	—
5	MSTAD1	A/D converter unit 1 module standby	0: Operating state 1: Standby state	R/W
4	MSTAD2	A/D converter unit 2 module standby	0: Operating state 1: Standby state	R/W
3	MSTDA	D/A converter module standby	0: Operating state 1: Standby state	R/W

Bit	Symbol	Bit Name	Description	R/W
2	MSTDTC	DTC module standby	0: Operating state 1: Standby state	R/W
1, 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

Note: When a peripheral module is in the module standby state, the registers of the module cannot be accessed.

- MSTWDT bit (watchdog timer module standby)**
 When this bit is set to 1, the WDT enters the standby state. Note that if the WDT-dedicated low-speed OCO or subclock is selected as the WDT clock source, the WDT operates regardless of the setting of this bit but the WDT registers cannot be accessed.
- MSTAD1 bit (A/D converter unit 1 module standby)**
 When this bit is set to 1, A/D converter unit 1 enters the standby state.
- MSTAD2 bit (A/D converter unit 2 module standby)**
 When this bit is set to 1, A/D converter unit 2 enters the standby state.
 A/D converter unit 2 is not available on the H8S/20103R, H8S/20203R, H8S/20115R, and H8S/20215R Groups; this bit is reserved on these devices. For a write-access, write 1 to this bit.
- MSTDA bit (D/A converter module standby)**
 When this bit is set to 1, the D/A converter enters the standby state.
- MSTDTC bit (DTC module standby)**
 When this bit is set to 1, the DTC enters the standby state.

6.1.3 Module Standby Control Register 2 (MSTCR2)

Address: H'FFFFDD

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	MSTSCI3_1	MSTSCI3_2	MSTSCI3_X	—	—	MSTICSU	—	—

Value after reset: 1 1 1 1 1 1 1 1

Bit	Symbol	Bit Name	Description	R/W
7	MSTSCI3_1	SCI3 channel 1 module standby	0: Operating state 1: Standby state	R/W
6	MSTSCI3_2	SCI3 channel 2 module standby	0: Operating state 1: Standby state	R/W
5	MSTSCI3_X	SCI3 channel X module standby	0: Operating state 1: Standby state	R/W
4, 3	—	Reserved	These bits are read as 1. The write value should be 1.	—
2	MSTICSU	IIC2/SSU module standby	0: Operating state 1: Standby state	R/W
1, 0	—	Reserved	These bits are read as 1. The write value should be 1.	—

Notes: 1. When a peripheral module is in the module standby state, the registers of the module cannot be accessed.

2. When writing to this register, write 1s to the reserved bits.

- MSTSCI3_1 (SCI3 channel 1 module standby)
When this bit is set to 1, SCI3 channel 1 enters the standby state.
- MSTSCI3_2 (SCI3 channel 2 module standby)
When this bit is set to 1, SCI3 channel 2 enters the standby state.
- MSTSCI3_X (SCI3 channel X module standby)
When this bit is set to 1, SCI3 channel X enters the standby state.
- MSTICSU (IIC2/SSU module standby)
When this bit is set to 1, the IIC2 or SSU enters the standby state.

6.1.4 Module Standby Control Register 3 (MSTCR3)

Address: H'FFFFDE

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	MSTTMRA	MSTTMRB	MSTTMRC	MSTTMRD1	MSTTMRD2	MSTTMRG	—	MSTTMRE

Value after reset: 1 1 1 1 1 1 1 0

Bit	Symbol	Bit Name	Description	R/W
7	MSTTMRA	Timer RA module standby	0: Operating state 1: Standby state	R/W
6	MSTTMRB	Timer RB module standby	0: Operating state 1: Standby state	R/W
5	MSTTMRC	Timer RC module standby	0: Operating state 1: Standby state	R/W
4	MSTTMRD1	Timer RD unit 0 module standby	0: Operating state 1: Standby state	R/W
3	MSTTMRD2	Timer RD unit 1 module standby	0: Operating state 1: Standby state	R/W
2	MSTTMRG	Timer RG module standby	0: Operating state 1: Standby state	R/W
1	—	Reserved	This bit is read as 1. The write value should be 1.	—
0	MSTTMRE	Timer RE module standby	0: Operating state 1: Standby state	R/W

- Notes:
1. When a peripheral module is in the module standby state, the registers of the module cannot be accessed.
 2. When writing to this register, write 1s to the reserved bits.

- **MSTTMRA bit (timer RA module standby)**
When this bit is set to 1, timer RA enters the standby state.
- **MSTTMRB bit (timer RB module standby)**
When this bit is set to 1, timer RB enters the standby state.
- **MSTTMRC bit (timer RC module standby)**
When this bit is set to 1, timer RC enters the standby state.
Timer RC is not available on the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups; this bit is reserved on these devices. For a write-access, write 1 to this bit.
- **MSTTMRD1 bit (timer RD unit 0 module standby)**
When this bit is set to 1, timer RD unit 0 enters the standby state.
- **MSTTMRD2 bit (timer RD unit 1 module standby)**
When this bit is set to 1, timer RD unit 1 enters the standby state.
Timer RD unit 1 is not available on the H8S/20103R and H8S/20115R Groups; this bit is reserved on the device. For a write-access, write 1 to this bit.
- **MSTTMRG bit (timer RG module standby)**
When this bit is set to 1, timer RG enters the standby state.
- **MSTTMRE bit (timer RE module standby)**
When this bit is set to 1, timer RE enters the standby state. Note that if the ϕ_{sub} is selected as the count clock in realtime clock mode or output-compare mode, timer RE operates regardless of the setting of this bit but the timer RE registers cannot be accessed.

6.1.5 Module Standby Control Register 4 (MSTCR4)

Address: H'FFFFDF

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	MSTTMR	MSTCRC	MSTELC	MSTSCIX	—	—	—	—

Value after reset: 1 1 0 1 1 1 1 1 1

Bit	Symbol	Bit Name	Description	R/W
7	MSTTMR	8-bit timer module standby	0: Operating state 1: Standby state	R/W
6	MSTCRC	CRC operation circuit module standby	0: Operating state 1: Standby state	R/W
5	MSTELC	ELC module standby	0: Operating state 1: Standby state	R/W
4	MSTSCIX	SCIX module standby	0: Operating state 1: Standby state	R/W
3 to 0	—	Reserved	These bits are read as 1. The write value should be 1.	—

Note: When a peripheral module is in the module standby state, the registers of the module cannot be accessed.

- **MSTTMR bit (8-bit timer module standby)**
When this bit is set to 1, 8-bit timers enter the standby state.
- **MSTCRC bit (CRC operation circuit module standby)**
When this bit is set to 1, CRC operation circuit enters the standby state.
- **MSTELC bit (ELC module standby)**
When this bit is set to 1, ELC enters the standby state.
- **MSTSCIX bit (SCIX module standby)**
When this bit is set to 1, SCIX enters the standby state.

6.2 Mode Transitions and States of LSI

Figure 6.1 shows the possible transitions among the operating modes. SLEEP instructions are used to cause a transition from the program execution state to the program halt state. Interrupts are used to return from the program halt state to the program execution state. When the $\overline{\text{RES}}$ pin is driven low or any other internal reset occurs, this LSI is placed in the reset state from any mode. After release from a reset, this LSI is placed in active mode.




Figure 6.1 Mode Transition Diagram

Table 6.1 shows the internal states of the LSI in each mode.

Table 6.1 Internal State in Each Operating Mode

Function		LPCR1 PSCSTP = 0		LPCR1 PSCSTP = 1		Standby Mode
		Active Mode	Sleep Mode	Active Mode	Sleep Mode	
System clock		Functioning	Functioning	Functioning	Functioning	Stopped
CPU	Instruction execution	Functioning	Stopped	Functioning	Stopped	Stopped
	Registers	Functioning	Retained	Functioning	Retained	Retained
DTC		Functioning	Functioning	Functioning	Functioning	Stopped
ELC		Functioning	Functioning	Functioning* ¹	Functioning* ¹	Retained
RAM		Functioning	Functioning	Functioning	Functioning	Retained
I/O ports		Functioning	Functioning	Functioning	Functioning	Register contents are retained, but output goes to the high-impedance state.
External interrupts	IRQ7 to IRQ0, NMI	Functioning	Functioning	Functioning	Functioning	Functioning
Peripheral modules	Timer RA, timer RB, timer RC, timer RD_0, timer RD_1	Functioning	Functioning	Retained* ²	Retained* ²	Retained
	Timer RE	Functioning	Functioning	Functioning in realtime clock mode and retained in output-compare mode.		Functioning in realtime clock mode and retained in output-compare mode.
	Timer RG	Functioning	Functioning	Retained* ²	Retained* ²	Retained
	Watchdog timer	Functioning	Functioning	Retained* ³	Retained* ³	Retained* ³
	SCI3, SCI3_2, SCI3_X	Functioning	Functioning	Retained* ²	Retained* ²	Reset

Function		LPCR1 PSCSTP = 0		LPCR1 PSCSTP = 1		Standby Mode
		Active Mode	Sleep Mode	Active Mode	Sleep Mode	
Peripheral modules	IIC2/SSU	Functioning	Functioning	Retained	Retained	Reset
	A/D converter_1, A/D converter_2	Functioning	Functioning	Retained* ⁴	Retained* ⁴	Reset
	D/A converter	Functioning	Functioning	Functioning	Functioning	Reset
	CRC operation circuit	Functioning	Functioning	Functioning	Functioning	Retained
	SCIX	Functioning	Functioning	Retained* ²	Retained* ²	Retained
	TMR	Functioning	Functioning	Retained* ²	Retained* ²	Retained

- Notes:
1. The timers are stopped if $\phi/2$ to $\phi/8192$ is selected as the clock source of the event-generation timer.
 2. The timers operate if ϕ is selected as the count clock. The timers are stopped if $\phi/2$ to $\phi/8192$ is selected as the count clock.
 3. The WDT operates if the WDT-dedicated low-speed OCO or subclock is selected as its clock source.
 4. The A/D converters operate when A/D conversion time = 43 states (max) is selected. The A/D converters are retained when the other conversion time is set.

6.2.1 Active Mode

In active mode, the CPU, DTC, and all the on-chip peripheral modules operate on the system clock ϕ . The system clock frequency can be selected from among ϕ_{base} , $\phi_{base}/2$, $\phi_{base}/4$, $\phi_{base}/8$, $\phi_{base}/16$, $\phi_{base}/32$, $\phi_{base}/64$, and $\phi_{base}/128$ according to the PHI[2:0] setting in LPCR2.

6.2.2 Sleep Mode

When a SLEEP instruction is executed in active mode with the SSBY bit = 0 in LPCR1, a transition to sleep mode is made. In sleep mode, the CPU is stopped but the DTC and all the on-chip peripheral modules operate on the system clock. CPU register contents are retained.

When an interrupt is requested, sleep mode is canceled causing a transition to active mode and interrupt exception handling starts. Sleep mode cannot be canceled if the I bit in CCR is 1 or the requested interrupt is masked by the interrupt enable bit. After sleep mode is canceled, the high-

speed or low-speed clock is selected as the system clock source depending on the SLEEPRS bit setting in LPCR1.

When the $\overline{\text{RES}}$ pin is driven low or any other internal reset occurs, sleep mode is canceled causing a transition to the reset state.

6.2.3 Standby Mode

When a SLEEP instruction is executed in active mode with the SSBY bit = 1 in LPCR1, a transition to standby mode is made. In standby mode, clock oscillation is stopped and thus the CPU, DTC, and all the on-chip peripheral modules (except timer RE and WDT) are stopped. However, as long as the rated voltage is supplied, the following contents are retained: the CPU registers, the registers of some on-chip peripheral modules, and on-chip RAM. Additionally, on-chip RAM contents will be retained as long as the voltage rated as the RAM data retention voltage is provided. The I/O ports go to the high-impedance state.

When an interrupt is requested, standby mode is canceled causing a transition to active mode and interrupt exception handling starts. Standby mode cannot be canceled if the I bit in CCR is 1 or the requested interrupt is masked by the interrupt enable bit. After standby mode is canceled, the high-speed or low-speed clock is selected as the system clock source depending on the STBYRS bit setting in LPCR1.

When the $\overline{\text{RES}}$ pin is driven low or any other internal reset occurs, standby mode is canceled causing a transition to the reset state.

6.3 Bus Master Clock Division Function

In active or sleep mode, the operating clock for the CPU, DTC, on-chip ROM, and on-chip RAM can be divided independently of the clock supplied to the peripheral modules. Using a divided clock can reduce power consumption.

The operating clock ϕ s for the bus masters and the on-chip ROM and on-chip RAM can be selected from among ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, and $\phi/32$ according to the PHIS[2:0] setting in LPCR3.

6.3.1 Reset States

For reset states, see section 3.3, Reset.

6.4 Module Standby Function

The module standby function is available for any peripheral module. When a module is set to the module standby state, the clock supply to the module stops placing the module in the power-down state. Setting the corresponding bit to the module in MSTCR to 1 places the module in the module standby state and clearing the bit cancels the module standby state. After release from a reset, all the modules except timer RE are in the module standby state; to use a module, cancel the module standby state of it.

Note that the registers of the module in the module standby state cannot be accessed.

6.5 PSC Divider Stop Function

When the peripheral modules do not use the PSC divider output, the PSC divider can be stopped by setting the PSCSTP bit in LPCR1 to 1.

When the PSC divider is stopped, the peripheral modules using $\phi/2$ to $\phi/8192$ can be stopped as shown in table 6.1 (register values are retained). Before setting the PSCSTP bit to 1, set the peripheral modules using the PSC divider output to the module standby state.

After release from a reset, the PSC divider is stopped since the PSCSTP bit is set to 1. For the PSCSTP bit, see section 5.2.3, Power-Down Control Register 1 (LPCR1).

Section 7 ROM

The features of the on-chip flash memory are described below.

7.1 Overview

- Programming/erasing method
Four bytes are programmed simultaneously. A single block is erased at a time; only one block should be erased at a time even when the entire ROM area is to be erased.
- Programming/erasing time
Programmable ROM programming time: 150 μ s (typ.) for 4-byte simultaneous programming, i.e., 38 μ s (typ.) per byte
Data flash programming time: 300 μ s (typ.) for 4-byte simultaneous programming, i.e., 75 μ s (typ.) per byte
Erasing time: 200 ms (typ.) per block for the programmable ROM and data flash areas.
- Reprogramming capability: The programmable ROM area can be reprogrammed up to 1000 times and the data flash area can be reprogrammed up to 10000 times.
- Two on-board programming modes
Boot mode: The on-chip SCI can be used for programming/erasing the user ROM area. In this mode, the communication bit rate between the host and this LSI can be automatically adjusted.
User mode: Any interface can be used for programming/erasing the user ROM area.
- Programmer mode
A PROM programmer is used for programming/erasing.
- Protection function
Flash memory can be protected against erroneous programming and erasure.
Lock-bit protection function can be set through software.
- PROM-programmer protection/Boot-mode protection
By writing specified data to a specified address range in user ROM, protection of the user-ROM area in boot mode and PROM-programmer mode can be established.
- Access cycle
Programmable ROM: One state
Data flash: Two states

7.2 Block Configuration

Figure 7.1 shows the blocks of the flash memory. The user ROM area contains the programmable ROM area for storing the microcomputer's operating program and the data flash area for storing data. In the figure, the thick-line frames each indicate an erasure block (erasing unit); the thin-line frames each indicate a programming unit. The values in the frames are addresses. Erasure can be done in erasure-block units shown in the figure 7.1. Programming can be done in 2-word or 4-byte units, each of which begins at the address whose lower four-bit value is H'0, H'4, H'8, or H'C.

H8S/20103R, H8S/20203R, H8S/20223R, and H8S/20323R
(programmable ROM: 128 Kbytes, data flash: 8 Kbytes)




Figure 7.1 Block Configuration of Flash Memory (1)

H8S/20102R, H8S/20202R, H8S/20222R, and H8S/20322R
(programmable ROM: 96 Kbytes, data flash: 8 Kbytes)




Figure 7.1 Block Configuration of Flash Memory (2)

H8S/20115R, H8S/20215R, H8S/20235R, and H8S/20335R
(programmable ROM: 256 Kbytes, data flash: 8 Kbytes)




Figure 7.1 Block Configuration of Flash Memory (3)

H8S/20114R, H8S/20214R, H8S/20234R, and H8S/20334R
(programmable ROM: 192 Kbytes, data flash: 8 Kbytes)




Figure 7.1 Block Configuration of Flash Memory (4)

7.3 CPU Reprogramming Mode

In CPU reprogramming mode, the user ROM area can be reprogrammed by executing the software commands by the CPU. The software commands should be issued to the specific area to be reprogrammed in the user ROM area.

If an interrupt is requested during erasure operation in CPU reprogramming mode, erasure can be suspended to process the interrupt. This is referred to as erase-suspend function. In erase-suspend mode, the user ROM area can be read through programming.

The CPU has two reprogramming modes, EW0 mode and EW1 mode. Table 7.1 shows differences between the two modes.

Table 7.1 Differences between EW0 Mode and EW1 Mode

Item	EW0 Mode	EW1 Mode
Area in which a reprogramming-control program can be located	User ROM area	User ROM area
Area in which a reprogramming-control program can be executed	A reprogramming-control program must be transferred to RAM before execution.	A reprogramming-control program can be executed in the user ROM area.
Area which can be reprogrammed	User ROM area	User ROM area excluding the blocks in which a reprogramming-control program is located.
Limitations on software commands	None	The program and erasure commands must not be executed on any block in which a reprogramming-control program is located.
Mode after software command execution	Read-array mode	Read-array mode

Item	EW0 Mode	EW1 Mode
CPU state during auto-programming and auto-erasure	Operating state	Hold state (I/O ports retain the states in which they have been before the command is executed.)* ⁴
Flash memory state detection	Read the FMPSRF, FMERSF, and FMEBSF bits in FLMSTR in a program.	
Conditions of transition to erase-suspend state	Both the FMSPEN and FMSPREQ bits in FLMCR2 are set to 1. Or, both the FMSPEN and FMISPE bits in FLMCR2 are set to 1 and an interrupt is requested.	The FMSPEN bit in FLMCR2 is set to 1 and an interrupt is requested.
Conditions of Interrupt generation	<ul style="list-style-type: none"> The flash memory returns from the busy state to the ready state*¹. The user ROM area is read in the busy state*¹. 	Use of interrupts prohibited.
Usage of DTC	Usable* ²	Usable* ² * ³

- Notes:
- To avoid the generation of access to the user ROM area, set VOFR so that the variable vectors and interrupt processing routines are allocated to RAM.
 - Allocate DTC vectors and processing routines to RAM. Do not use the DTC for access to the user ROM area during E/W processing. If this is ignored, values read will be invalid.
 - Do not use the DTC if the reprogramming-control program is allocated to RAM.
 - The CPU is in the hold state after a software command is issued or 0 is written to the FMSPREQ bit (to resume erasure).

7.3.1 EW0 Mode

EW0 mode can be selected by transferring the reprogramming-control program to the RAM, branching to the program in the RAM, setting the FMEWMOD bit in FLMCR1 to 0, and setting the FMCMDEN bit in FLMCR1 to 1 (to enable software commands), in this order.

Programming and erasure operations can be controlled through software commands. Completion of the software command and related information can be read out from the FLMSTR register.

To cause a transition to erase-suspend mode during erasure, set both the FMSPEN and FMSPREQ bits in FLMCR2 to 1 (to enable a transition to erase-suspend mode and to request a transition to erase-suspend mode, respectively). Then wait for the transition time to erase-suspend mode (approximately 50 μ s), check that the FMRDY bit in FLMSTR is 1 (ready state), and access the user ROM area. Setting the FMSPREQ bit to 0 resumes erasure.

When the interrupt is used, set the interrupt vector offset register (VOFR) such that access to the user ROM area is not generated. That is, the vectors should have addresses within the RAM and point to interrupt processing routines that are also in the RAM. If the user ROM area is to be read while software commands are enabled (the FMCMDEN bit in FLMCR1 is 1), set bus master operation clock ϕ_s to a frequency below 5 MHz.

7.3.2 EW1 Mode

EW1 mode can be selected by setting the FMEWMOD bit in FLMCR1 to 1, and then setting the FMCMDEN bit in FLMCR1 to 1 (to enable software commands).

Programming and erasure operations can be controlled through software commands. Completion of the software command and related information can be read out from the FLMSTR register.

To cause a transition to erase-suspend mode during erasure, set the FMSPEN bit in FLMCR2 to 1 (to enable a transition to erase-suspend mode), and then execute the erasure command. Note that the interrupt for causing a transition to erase-suspend mode must be enabled beforehand. This allows the interrupt request to be accepted when the transition time to erase-suspend mode has elapsed after the erasure command is executed.

When an interrupt is requested, the FMSPREQ bit is automatically set to 1 (to request a transition to erase-suspend mode), thus suspending erasure. If erasure has not been completed at the end of interrupt processing (FMERSF = 1 in FLMSTR), resume erasure by setting the FMSPREQ bit to 0.

7.4 Register Descriptions

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Flash memory data flash protect register (DFPR)
- Flash memory status register (FLMSTR)

7.4.1 Flash Memory Control Register 1 (FLMCR1)

Address: H'FF0660

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	FMLBD	FMWUS	FMEWMOD	FMCMDEN

Value after reset: 0 0 0 0 0 1 0 0

Bit	Symbol	Bit Name	Description	R/W
7, 6	—	Reserved	These bits are read as 0. The write value should be 0.	—
5, 4	—	Reserved		—
3	FMLBD* ¹ * ²	Lock bit disable	0: The lock bits are enabled. 1: The lock bits are disabled.	R/W
2	FMWUS	CPU reprogramming-instruction unit select	0: Reprogramming through byte instructions 1: Reprogramming through word instructions	R/W
1	FMEWMOD	EW mode select	0: EW0 mode 1: EW1 mode	R/W
0	FMCMDEN* ¹ * ² * ³ * ⁴	Flash memory software command enable	0: Flash memory software commands are disabled. 1: Flash memory software commands are enabled.	R/W

- Notes:
1. When setting the bit to 1, first clear the bit to 0 and then immediately set the bit to 1; do not allow any interrupt to be generated between these operations.
 2. The bit is cleared to 0 when the FMRDY bit changes from 0 to 1.
 3. Set the FMEWMOD bit and then set the FMCMDEN bit to 1.
 4. When setting the FMCMDEN bit to 1 while the FMEWMOD bit is 0, be sure to execute the program in the RAM.

FLMCR1 enables/disables reprogramming/erasure, selects the reprogramming/erasure mode, enables/disables lock bits, and selects the reprogramming unit of the flash memory. For specific use, see section 7.6, Programming/Erasing.

- **FMLBD bit (lock bit disable)**

This bit disables the lock-bit function. Setting FMLBD to 1 enables erasing/programming the block to which the lock-bit protection is applied. For the relationship between the FMLBD bit and the lock bit for the block, see table 7.2 below. Command sequence error occurs when the erasing/programming command is executed while disabling the erase program.

Table 7.2 Relationship between FMLBD, Lock Bit, and Corresponding Erasure/Programming Operation

FMLBD	Lock Bit	Erasure/Programming Operation
1	—	Erasure/programming possible
0	1 (erased state)	
	0 (programmed state)	Erasure/programming impossible

- **FMWUS bit (CPU reprogramming-instruction unit select)**

Setting the FMWUS bit to 0 enables software commands to be issued through byte instructions. Setting the FMWUS bit to 1 enables software commands to be issued through word instructions. For software commands, see section 7.6.1, Software Commands.

- **FMEWMOD bit (EW mode select)**

Setting the FMEWMOD bit to 0 and the FMCMDEN bit to 1 selects EW0 mode. Setting the FMEWMOD and FMCMDEN bits to 1 selects EW1.

- **FMCMDEN bit (flash memory software command enable)**

Setting the FMCMDEN bit to 1 enables software commands to be accepted. For issuing software commands to the data flash areas, appropriately set the flash memory data flash protect register (DFPR), which is described in section 7.4.3.

7.4.2 Flash Memory Control Register 2 (FLMCR2)

Address: H'FF0661

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	FMRDYIE	FMBSYRDIE	FMISPE	FMSPREQ	FMSPEN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7, 6	—	Reserved	These bits are read as 0. The write value should be 0.	—
5	—	Reserved		—
4	FMRDYIE *1*2	Flash read-ready interrupt enable	0: The ready interrupt is disabled. 1: The ready interrupt is enabled.	R/W
3	FMBSYRDIE *1*3	Flash busy-read interrupt enable	0: The busy-read interrupt is disabled. 1: The busy-read interrupt is enabled.	R/W
2	FMISPE*4	Suspend-request enable by interrupt request	0: Transition to erase-suspend mode by an interrupt request is disabled. 1: Transition to erase-suspend mode by an interrupt request is enabled.	R/W
1	FMSPREQ *1*5*6*7	Erase suspend	0: Erasure is resumed. 1: Transition to erase-suspend mode is made.	R/W
0	FMSPEN *4*8	Erase-suspend enable	0: Erase suspend is disabled. 1: Erase suspend is enabled.	R/W

- Notes:
- For programming the flash memory, set the FMSPEN bit to 1.
 - The FMRDYIE bit is cleared to 0 when the FMCMDEN bit changes from 0 to 1.
 - The FMBSYRDIE bit is cleared to 0 when the FMCMDEN bit changes from 0 to 1.
 - When setting the bit to 1, first clear the bit to 0 and then immediately set the bit to 1; do not allow any interrupt to be generated between these operations.
 - The FMSPREQ bit is set to 1 when an interrupt is generated if the FMSPEN bit is 1 in EW1 mode.
 - The FMSPREQ bit is set to 1 when an interrupt is generated if the FMSPEN and FMISPE bits are 1 in EW0 mode.
 - The FMSPREQ bit is cleared to 0 when the FMRDY bit changes from 0 to 1 upon completion of E/W.
 - The FMSPEN bit is cleared to 0 when the FMRDY bit changes from 0 to 1 if the FMSPREQ bit is 0.

FLMCR2 enables/disables flash memory interrupts, enables/controls a transition to erase-suspend mode.

- **FMRDYIE bit (flash read-ready interrupt enable)**
Setting the FMRDYIE bit to 1 enables an interrupt to be generated when the flash memory changes from the busy state to the ready state.
- **FMBSYRDIE bit (flash busy-read interrupt enable)**
Setting the FMBSYRDIE bit to 1 enables an interrupt to be generated when the user ROM area is accessed while the flash memory is in the busy state.
- **FMISPE bit (suspend-request enable by interrupt request)**
Setting the FMISPE bit to 1 in EW0 mode allows the FMSPREQ bit to be automatically set to 1 (to request a transition to erase-suspend mode) thus causing a transition to erase-suspend mode when an interrupt is requested.
- **FMSPREQ bit (erase suspend)**
Setting the FMSPREQ bit to 1 causes a transition to erase-suspend mode. To resume erasure, set the FMSPREQ bit to 0.
- **FMSPEN bit (erase-suspend enable)**
Setting the FMSPEN bit to 1 enables a transition to erase-suspend mode.

7.4.3 Flash Memory Data Flash Protect Register (DFPR)

Address: H'FF0662

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	DFPR1	DFPR0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7 to 2	—	Reserved	These bits are read as 0. The write value should be 0.	—
1	DFPR1	Data flash B E/W disable*1*2	0: E/W of data flash B is enabled. 1: E/W of data flash B is disabled.	R/W
0	DFPR0	Data flash A E/W disable*1*2	0: E/W of data flash A is enabled. 1: E/W of data flash A is disabled.	R/W

- Notes: 1. When setting the bit to 0, first set the bit to 1 and then immediately set the bit to 0; do not allow any interrupt to be generated between these operations.
2. The DFPR bits are set to 1 when the FMCMDEN bit changes from 0 to 1.

DFPR enables/disables reprogramming of data flash areas in block units. Before reprogramming the data flash areas, cancel the protection against reprogramming.

- DFPR1 bit (data flash B E/W disable)
Setting the DFPR1 bit to 1 disables software commands to be issued to data flash B. Setting the DFPR1 bit to 0 enables software commands to be issued to data flash B.
- DFPR0 bit (data flash A E/W disable)
Setting the DFPR0 bit to 1 disables software commands to be issued to data flash A. Setting the DFPR0 bit to 0 enables software commands to be issued to data flash A.

7.4.4 Flash Memory Status Register (FLMSTR)

Address: H'FF0663

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	FMRDYIF	FMBSYRDIF	FMEBSF	FMERSF	FMPRSF	—	—	FMRDY

Value after reset: 0 0 0 0 0 0 1 1

Bit	Symbol	Bit Name	Description	R/W
7	FMRDYIF *1*2*3	Flash read-ready interrupt request flag	<p>0: The flash read-ready interrupt is not being requested.</p> <p>1: The flash read-ready interrupt is being requested.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> FMRDY changes from 0 to 1. <p>[Clearing condition]</p> <ul style="list-style-type: none"> "1" is read from FMRDYIF and then the bit is cleared to 0. 	R/W
6	FMBSYRDIF *2*3*4	Flash busy-read interrupt request flag	<p>0: The flash busy-read interrupt is not being requested.</p> <p>1: The flash busy-read interrupt is being requested.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> The user ROM area is accessed while the FMRDY is 0. <p>[Clearing condition]</p> <ul style="list-style-type: none"> "1" is read from FMBSYRDIF and then the bit is cleared to 0. 	R/W
5	FMEBSF *3*5	Erase/blank-checking status flag	<p>0: Successful end</p> <p>1: End with an error</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> The erase command is executed and results in unsuccessful erasure. The blank-checking command is executed and it is detected that the specified block is not blank. <p>[Clearing condition]</p> <ul style="list-style-type: none"> The clear-status command is issued. 	R

Bit	Symbol	Bit Name	Description	R/W
4	FMERSF	Erase-suspend flag	0: Erase-suspend function is not being used. 1: Erase-suspend function is being used. [Setting condition] <ul style="list-style-type: none"> Erase-suspend mode is being used. [Clearing condition] <ul style="list-style-type: none"> Erase-suspend mode is not being used. 	R
3	FMPRSF *3*5	Programming status flag	0: Successful end 1: End with an error [Setting conditions] <ul style="list-style-type: none"> The programming command is executed and results in unsuccessful programming. The lock-bit program command is executed and results in unsuccessful programming. [Clearing condition] <ul style="list-style-type: none"> The clear-status command is issued. 	R
2	—	Reserved	This bit is read as 0. The write value should be 0.	—
1	—	Reserved	Reading this bit returns the value same as the FMRDY value. The write value should be 1.	—
0	FMRDY	Flash memory ready/busy status flag	0: Busy (programming or erasure in progress) 1: Ready [Setting condition] <ul style="list-style-type: none"> The flash memory is not being programmed or erased. [Clearing condition] <ul style="list-style-type: none"> The flash memory is being programmed or erased. 	R

- Notes:
1. The FMRDYIF bit is set to 1 when the FMRDY bit changes from 0 to 1.
 2. When setting the bit to 0, first read 1 from the bit and then write 0 to the bit.
 3. The bit cannot be set to 1 through software.
 4. The FMBSYRDIF bit is set to 1 when the ROM area is accessed while the FMRDY bit is 0.
 5. The bit is cleared to 0 when the clear-status command is executed.

- **FMRDYIF (flash read-ready interrupt request flag)**
The FMRDYIF bit indicates that the flash memory has changed from the busy state to the ready state. When the FMRDYIF bit is set to 1 while the FMRDYIE bit is 1, an interrupt request is generated.
- **FMBSYRDIF (flash busy-read interrupt request flag)**
The FMBSYRDIF bit indicates that the user ROM area is accessed while the flash memory is in the busy state. When the FMBSYRDIF bit is set to 1 while the FMBSYRDIE bit is 1, an interrupt request is generated.
- **FMEBSF (erasure/blank-checking status flag)**
The FMEBSF bit is a read-only bit indicating the state when erasure/blank-checking command is executed.
- **FMERSF (erase-suspend flag)**
The FMERSF bit is a read-only bit indicating the state of erase-suspend mode.
- **FMPRSF (programming status flag)**
The FMPRSF bit is a read-only bit indicating the state when programming command is executed.
- **FMRDY (flash memory ready/busy status flag)**
The FMRDY bit indicates the state of flash memory operation.

7.5 On-Board Programming

The flash memory can be programmed/erased on board (boot mode and user mode), or by using a PROM programmer (programmer mode). When the reset is released, this LSI enters one of these modes depending on the levels of the signals input on the TEST, $\overline{\text{NMI}}$, and ports, as shown in table 7.3. The levels of these signals must be fixed at least 80 μs before the reset is released.

When this LSI enters boot mode, the built-in boot program is initiated. The boot program transfers the programming-control program to the on-chip RAM, erases the flash memory areas entirely, and then executes the programming-control program. Boot mode is useful for on-board initial programming as well as forced recovery when programming/erasure in user mode is disabled. User mode is useful for erasing and reprogramming the specified blocks, which function is achieved by branching to the programming/erasure processing programs prepared by the user.

Table 7.3 Pin Levels and Programming Mode Selection

TEST	NMI	P85	PB3	PB2	PB1	PB0	LSI Modes after Release from a Reset
0	1	×	×	×	×	×	User mode
0	0	1	×	×	×	×	Boot mode
1	×	×	0	0	0	0	Programmer mode

Note: ×: Do not care.

7.5.1 Boot Mode

In boot mode, control commands and data for programming are transmitted from the externally connected host via SCI3_1 to program/erase the user ROM area.

In boot mode, it is necessary to prepare the tool for transmitting control commands and data for programming, and the data for programming in the host. Asynchronous mode is used for serial communication. Figure 7.2 shows the system configuration in boot mode. Although interrupt requests are ignored in boot mode, interrupt requests should be disabled by the system.




Figure 7.2 System Configuration in Boot Mode

(1) Serial Interface Settings by Host

SCI3_1 is set to asynchronous mode, in which the serial transmission/reception format is set to 8-bit data, one stop-bit, and no parity.

When this LSI enters boot mode, the built-in boot program is initiated. When the boot program is initiated, this LSI measures the low-level period of asynchronous serial communication data (H'00) transmitted continuously from the host. This LSI then calculates the bit rate of transmission from the host, and adjusts the SCI bit rate so that it should match that of the host.

After completing the bit rate adjustment, this LSI transmits one H'00 byte to the host to signal completion of bit rate adjustment. When successfully having received this completion signal, the host should transmit one H'55 byte to this LSI. When not, boot mode should be initiated again.

Table 7.4 shows the automatically adjustable bit rates for the host.




Figure 7.3 Automatic Adjustment of Bit Rates

Table 7.4 Automatically Adjustable Bit Rates for the Host**Host Bit Rate**

9600 bps

4800 bps

2400 bps

Note: Automatic adjustment of the SCI bit rate to 9600 bps will not be possible in some cases. If the signal indicating completion of bit-rate adjustment is not transmitted, restart the LSI in boot mode after reducing the bit rate.

(2) State Transition

Figure 7.4 shows the state transitions in boot mode.




Figure 7.4 State Transitions in Boot Mode

1. After boot mode is initiated, this LSI adjusts the SCI3_1 bit rate so that it should match the host's bit rate.
2. This LSI sends the requested information to the host in response to inquiries regarding the size, configuration, and start addresses of the user ROM areas, information on the supported devices, etc.
3. On receiving a programming/erasure state transition command, this LSI erases the entire user ROM area automatically.
4. When completing erasure of the user ROM area, this LSI enters the programming/erasure-command wait state. After transmission of the programming selection command, the host should transmit the address at which the programming should start and the programming data. When programming is completed, the host should transmit H'FFFFFFF as the programming start address to terminate programming. This allows this LSI to return to the programming/erasure-command wait state from the programming-data wait state. If the above programming-termination command is once issued to an area in an erasure block and when that block is to be programmed again, erase the block before programming. Figure 7.5 shows an example of an erasure block containing the area that has been already programmed.

On receiving an erasure selection command, this LSI enters the erasure-block-information wait state. After transmission of the erasure selection command, the host should transmit the erasure block number. When erasure is completed, the host should transmit H'FF as the erasure block number. This allows this LSI to return to the programming/erasure-command wait state from the erasure-block-information wait state. Note that erasure is necessary only when programming is once done in boot mode and then only a specific block is to be reprogrammed without applying a reset-start. If the necessary programming can be done in a single operation, such erasure processing is unnecessary because all the blocks are erased before this LSI enters the wait state for programming, erasure, or other commands. In addition to the programming/erasure commands, there are commands for sum checking and blank checking (erasure checking) of the user ROM areas, memory reading, and acquiring the current state information.

Note that data can be read from the user ROM area only after the user ROM area has been automatically erased and then programmed.




Figure 7.5 Example of Erase Block Including Programmed Area

7.5.2 Specifications of Standard Serial Communication Interface in Boot Mode

The boot program activated in boot mode communicates with the host via the on-chip SCI3_1. The following describes the specifications of the serial communication interface between the host and the boot program.

The boot program has three states.

1. Bit-rate adjustment state

In this state, the boot program adjusts the SCI3_1 bit rate to match that of the host to perform serial communication with the host. When this LSI is started up in boot mode, the boot program is activated and enters the bit-rate adjustment state, in which it receives command from the host and adjusts the bit rate accordingly. After bit rate adjustment is completed, the boot program enters the inquiry/selection state.

2. Inquiry/selection state

In this state, the boot program responds to inquiry commands from the host. The device, clock mode, and bit rate are selected. Upon completion of selection, the boot program enters the programming/erasure state in response to the programming/erasure state transition command. Before entering the programming/erasure state, the boot program transfers the erasure-related libraries to the on-chip RAM and erases the user ROM areas.

3. Programming/erasure state

In this state, the boot program executes programming/erasure. The boot program transfers the program for programming/erasure to the on-chip RAM according to the command transmitted from the host and executes programming/erasure. The boot program also executes sum checking and blank checking as directed using the corresponding commands.

Figure 7.6 shows the boot program states and processing flow.




Figure 7.6 Boot Program States and Processing Flow

(1) Bit-Rate Adjustment State

In the bit-rate adjustment state, the boot program measures the low-level period of H'00 transmitted from the host and calculates the bit rate according to the measurement. The bit rate can be changed using the new-bit-rate selection command. On completion of bit rate adjustment, the boot program enters the inquiry/selection state. Figure 7.7 shows the sequence of bit rate adjustment.




Figure 7.7 Sequence of Bit Rate Adjustment

(2) Communication Protocol

1. One-character command or one-character response

A command or response consisting of one character used for inquiry or ACK code indicating a successful end.

2. n-character command or n-character response

A command or response requiring 128 bytes of data used as a selection command or a response to an inquiry. The length of programming data is defined separately and so data size (length) is omitted here.

3. Error response

Response to a command which has caused an error; two bytes, consisting of the error response and error code.

4. 128-byte programming command

This command does not include its data size information. The data size can be acquired from the response to the programming-size inquiry command.

5. Response to a memory read command

This response includes 4-byte size information.




Figure 7.8 Formats in Communication Protocol

- Command (1 byte): Inquiry, selection, programming, erasure, checking, etc.
- Response (1 byte): Response to an inquiry
- Size (1 or 2 bytes): The size of transmit/receive data excluding the command code, response, size, and checksum, or the size of data in a response to erasure block information inquiry command
- Data (n bytes): Particular data for a command or response
- Checksum (1 byte): This is set so that the total sum of the values from the command- code field or response through the SUM field should be H'00.
- Error response (1 byte): Error response to a command
- Error code (1 byte): Type of an error that has occurred
- Programming address (4 bytes): Address for programming
- Programming data (n bytes): Data for programming. "n" is known from the response to the programming-size inquiry command. (Data size for this LSI is fixed 128 bytes.)

- **Data size (4 bytes):** Size (four-byte length) of data in the response to the memory read command.

(3) Inquiry/Selection State

In this state, the boot program returns the information on the flash ROM in response to inquiry commands from the host, and selects the device, clock mode, and bit rate in response to the relevant selection commands.

Table 7.5 lists inquiry/selection commands.

Table 7.5 Inquiry/Selection Commands

Command	Command Name	Function
H'20	Supported-device inquiry	Obtains the device code and product name.
H'10	Device selection	Selects a device (code)
H'21	Clock mode inquiry	Obtains the number of selectable clock modes and the values corresponding to each of the modes.
H'11	Clock mode selection	Selects the clock mode
H'22	Frequency-division-ratio inquiry	Obtains the number of frequency types, the number of frequency division ratios, and the specific frequency division ratio values
H'23	Operating-frequency inquiry	Obtains the maximum and minimum operating values for operating frequency of the main and peripheral clocks
H'25	Programmable ROM information inquiry	Obtains the number of programmable ROM area and start and end addresses of each area
H'26	Erase-block information inquiry	Obtains the number of blocks and the start and end addresses of each block
H'27	Programming-size inquiry	Obtains the size of the unit for programming
H'2A	Data flash inquiry	Checks whether or not data flash is present
H'2B	Data flash information inquiry	Obtains the number of data flash areas and the start and end addresses of each area
H'2C	Clock switching information inquiry	Checks whether or not switching between an internal and external clock source is possible
H'3F	New bit-rate selection	Selects a new bit rate
H'40	Programming/erase state transition	Erases the user ROM area and entering the programming/erase state
H'4F	Boot-program state inquiry	Checks the state of processing by the boot program.
H'60	ID authentication	Obtains the ID code of the programmable ROM.

The selection commands should be transmitted from the host in the following order: device selection (H'10), clock mode selection (H'11), and new bit-rate selection (H'3F). If the same selection command is transmitted more than one time, the last one is valid.

All the commands in table 7.5 except for the boot-program-state inquiry command (H'4F) are valid until the boot program accepts the programming/erasure state transition command (H'40). That is, until the transition command is accepted, the host can repeatedly send inquiry and selection commands in table 7.5. The boot-program-state inquiry command (H'4F) is valid even after the boot program accepts the transition-to-programming/erasure-state command (H'40).

(a) Supported-Device Inquiry

In response to a supported-device inquiry command, the boot program returns the device codes of the supported devices and the device name of the boot program.

Command

H'20

- Command H'20 (1 byte): Supported-device inquiry

Response	H'30	Size	Number of devices	
	Number of characters	Device code		Device name
	SUM			

- Response H'30 (1 byte): Response to a supported-device inquiry command
- Size (1 byte): The size of transmit/receive data excluding the response-command, size, and checksum fields. Here, it refers to the total size used by the number-of-devices, number-of-characters, device-code, and device-name fields.
- Number of devices (1 byte): The number of device types supported by the boot program in the microcomputer.
- Number of characters (1 byte): The number of characters in the device-code and device-name fields.
- Device code (4 bytes): The supported device code (ASCII code)
- Device name (128 bytes): The supported device name (ASCII code)
- SUM (1 byte): Checksum

(b) Device Selection

In response to a device selection command, the boot program sets the specified supported device as the selected device. The boot program will return the information on the selected device in response to the subsequent inquiries.

Command	H'10	Size	Device code	SUM
---------	------	------	-------------	-----

- Command H'10 (1 byte): Device selection
- Size (1 byte): The number of characters in the device-code field (fixed to four).
- Device code (4 bytes): The device code that has been returned in response to a supported-device inquiry command (ASCII code)
- SUM (1 byte): Checksum

Response	H'06
----------	------

- Response H'06 (1 byte): Response to a device selection command
The ACK code is returned when the specified device code corresponds to one of the supported devices.

Error response

H'90	ERROR
------	-------

- Error response H'90 (1 byte): Error response to a device selection command
- ERROR (1 byte): Error code
H'11: Checksum error
H'21: Device code error indicating device code disagreement

(c) Clock Mode Inquiry

In response to a clock mode inquiry, the boot program returns the information on the selectable clock modes.

Command	H'21
---------	------

- Command H'21 (1 byte): Clock mode inquiry

Response	H'31	Size	Mode	...	SUM
----------	------	------	------	-----	-----

- Response H'31 (1 byte): Response to a clock mode inquiry command
- Size (1 byte): The total size of the mode fields
- Mode (1 byte): Selectable clock modes (example: H'00 denotes clock mode)
- SUM (1 byte): Checksum

(d) Clock Mode Selection

In response to a clock mode selection command, the boot program sets the specified clock mode as the selected clock mode. The boot program will return the information on the selected clock mode in response to the subsequent inquiries.

The clock-mode selection command should be transmitted after the device selection command (H'10).

Command	H'11	Size	Mode	SUM
---------	------	------	------	-----

- Command H'11 (1 byte): Clock mode selection
- Size (1 byte): The number of characters in the mode field (fixed to one).
- Mode (1 byte): The clock mode that has been returned in response to a clock mode inquiry command.
- SUM (1 byte): Checksum

Response	H'06
----------	------

- Response H'06 (1 byte): Response to a clock mode selection command
The ACK code is returned when the specified clock mode corresponds to one of the selectable clock modes.

Error response

H'91	ERROR
------	-------

- Error response H'91 (1 byte): Error response to a clock mode selection command
- ERROR (1 byte): Error code
H'11: Checksum error
H'22: Clock mode error indicating clock mode disagreement

Even if value H'00 or H'01 has been returned in response to the clock-mode inquiry command as the number of modes, it is required to select the clock mode for each value.

(e) Frequency-Division-Ratio Inquiry

In response to a frequency-division-ratio inquiry command, the boot program returns the information on the selectable frequency division ratios.

Command

H'22

- Command H'22 (1 byte): Frequency-division-ratio inquiry

Response	H'32	Size	Number of types					
	Number of Frequency division ratios	Frequency division ratio	...					
	...							
	SUM							

- Response H'32 (1 byte): Response to a frequency-division-ratio inquiry command
- Size (1 byte): The total size of the number-of-types, number-of-frequency-division-ratios, and frequency-division-ratio fields.
- Number of types (1 byte): The number of operating clock signals for which frequency division ratios can be selected for the device.
(For example, the value is H'02 if frequency division ratio settings can be made for the frequencies of the main and peripheral module operating clock signals.)
- Number of frequency division ratios (1 byte): The number of selectable frequency division ratios for each operating clock signal.
(For example, the number of selectable frequency division ratios for the main or peripheral module operating clock signal.)
- Frequency division ratio (1 byte):
The negative numerical value by which the frequency is divided. (Example: H'FE (-2) when the frequency is divided by two.)
As many frequency-division-ratio fields are repeated as the number of corresponding frequency division ratios; and the combinations of the former and latter fields are repeated as many times as the number of types (= number of operating clock signals).
- SUM (1 byte): Checksum

(f) Operating-Frequency Inquiry

In response to an operating-frequency inquiry command, the boot program returns the number of operating frequency types and the respective maximum and minimum frequencies.

Command

H'23

- Command H'23 (1 byte): Operating-frequency inquiry

Response	H'33	Size	Number of operating frequencies
	Minimum operating frequency		Maximum operating frequency
	...		
	SUM		

- Response H'33 (1 byte): Response to an operating-frequency inquiry command
- Size (1 byte): The total size of the number-of-operating-frequencies, maximum-frequency, and minimum-frequency fields.
- Number of operating frequencies (1 byte): The number of operating frequency types required for the device
(For example, the value is H'02 if the main and peripheral module operating frequencies are required.)
- Minimum operating frequency (2 bytes): The minimum frequency of a frequency-multiplied or divided clock signal
The values in the minimum- and maximum-operating-frequency fields are obtained by multiplying the operating frequency (MHz; to the second decimal place) by 100. (For example, when the frequency is 20.00 MHz, 20.00 is multiplied by 100 to be 2000, and so H'07D0 is returned here.)
- Maximum operating frequency (2 bytes): The maximum frequency of a frequency-multiplied or divided clock signal.
As many pairs of the minimum- and maximum-operating-frequency fields are continued as the number of operating frequencies (= number of operating frequency types).
- SUM (1 byte): Checksum

(g) Programmable ROM Information Inquiry

In response to a programmable ROM information inquiry command, the boot program returns the number of programmable ROM areas and their addresses.

Command

H'25

- Command H'25 (1 byte): Programmable ROM information inquiry

Response	H'35	Size	Number of areas
	Start address of an area		End address of an area
	...		
	SUM		

- Response H'35 (1 byte): Response to a programmable ROM information inquiry command
- Size (1 byte): The total size of the fields for the number of areas, start addresses of areas, and end addresses of areas.
- Number of areas (1 byte): The number of consecutive programmable ROM areas (H'01 is returned when the programmable ROM areas are continuous.)
- Start address of an area (4 bytes): Address where the area starts
- End address of an area (4 bytes): Address where the area ends
The number of address pairs is the same as the number of areas.
- SUM (1 byte): Checksum

(h) Erasure-Block Information Inquiry

In response to an erasure-block information inquiry command, the boot program returns the number of erasure blocks and their addresses.

Command

H'26

- Command H'26 (1 byte): Erasure-block information inquiry

Response	H'36	Size	Number of blocks
	Start address of the block		End address of the block
	...		
	SUM		

- Response H'36 (1 byte): Response to an erasure-block information inquiry command
 - Size (2 bytes): The total size of the number-of-blocks, start-address-of-the-block, and end-address-of-the-block fields.
 - Number of blocks (1 byte): The number of flash memory blocks to be erased
 - Start address of the block (4 bytes): The start address of the block
 - End address of the block (4 bytes): The end address of the block
- As many pairs of the start-address-of-the-block and end-address-of-the-block fields are continued as the number of blocks.
- SUM (1 byte): Checksum

(i) Programming-Size Inquiry

In response to a programming-size inquiry command, the boot program returns the size of a unit for programming.

Command

H'27

- Command H'27 (1 byte): Programming-size inquiry

Response

H'37	Size	Programming size	SUM
------	------	------------------	-----

- Response H'37 (1 byte): Response to a programming-size inquiry command
- Size (1 byte): The number of characters in the programming-size field (fixed to 2)
- Programming size (2 bytes): The size of a unit for programming
Programming data is received in the unit specified here.
- SUM (1 byte): Checksum

(j) Data Flash Inquiry

In response to a data flash inquiry command, the boot program returns an indicator of whether or not data-flash memory is present.

Command

H'2A

- Command H'2A (1 byte): Data flash inquiry

Response

H'3A	Size	Presence	SUM
------	------	----------	-----

- Response H'3A (1 byte): Response to a data flash inquiry command
- Size (1 byte): The number of characters in the presence field (fixed to 1)
- Presence (1 bytes): Presence of data flash
H'00: Data flash is not present.
H'01: Data flash is present.
- SUM (1 byte): Checksum value that makes the sum of the bytes from the command to the SUM byte become H'00.

(k) Data Flash Information Inquiry

In response to a data flash information inquiry command, the boot program returns the number of data flash areas and their addresses.

Command

H'2B

- Command H'2B (1 byte): Data flash information inquiry

Response

H'3B	Size	Number of areas
Start address of an area		End address of an area
...		
SUM		

- Response H'3B (1 byte): Response to a data flash information inquiry command
- Size (1 byte): The total size of the fields for the number of areas, start addresses of areas, and end addresses of areas.

- **Number of areas (1 byte):** The number of contiguous data-flash areas
 H'01: Consecutive data flash areas
 H'00: No data flash area
- **Start address of an area (4 bytes):** Address where the area starts. This value is omitted if there is no data-flash area.
- **End address of an area (4 bytes):** Address where the area ends. This value is omitted if there is no data-flash area.
 The number of address pairs is the same as the number of areas.
- **SUM (1 byte):** Checksum value that makes the sum of the bytes from the command to the SUM byte become H'00.

(I) Clock Switching Information Inquiry

In response to a clock switching information inquiry command, the boot program returns an indicator of whether or not switching between an internal and external clock source is possible.

Command

H'2C

- **Command H'2C (1 byte):** Clock switching information inquiry

Response

H'3C	Size	Switching possibility	SUM
------	------	-----------------------	-----

- **Response H'3C (1 byte):** Response to a clock switching information inquiry command
- **Size (1 byte):** The number of characters in the switching possibility field (fixed to 1)
Switching possibility (1 bytes): Possibility of switching between internal and external clock sources
 H'00: Switching is impossible.
 H'01: Switching is possible.
- **SUM (1 byte):** Checksum value that makes the sum of the bytes from the command to the SUM byte become H'00.

(m) New Bit-Rate Selection

In response to a new bit-rate selection command, the boot program changes the bit rate settings to those of the specified one, and responds to the acknowledgement from the host at the new bit rate.

The new bit-rate selection command should be transmitted after the clock-mode selection command.

Command	H'3F	Size	Bit rate	Input frequency
	Number of frequency division ratio types	Frequency division ratio 1	Frequency division ratio 2	
	SUM			

- Command H'3F (1 byte): New bit-rate selection
- Size (1 byte): The total size of the bit-rate, input-frequency, number-of-frequency-division-ratio-types, and frequency-division-ratio fields.
- Bit rate (2 bytes): New bit rate
The value to be set here is obtained by dividing the desired bit rate by 100. (For example, to select the bit rate of 19200 bps, 19200 is divided by 100 to be 192, and so H'00C0 should be set.)
- Input frequency (2 bytes): The frequency of the clock input to the boot program.
Bit 15: Clock source (0: external clock, 1: on-chip oscillator)
Bits 14 to 0: A frequency of the clock to be input to the device
The value to be set here is obtained by multiplying the input frequency (MHz; to the second decimal place) by 100. (For example, to select the input frequency of 20.00 MHz, 20.00 is multiplied by 100 to be 2000, and so H'07D0 should be set.)
- Number of frequency division ratio types (1 byte): The number of selectable frequency division ratios for the device.
(The value is usually H'02 because the main and peripheral module operating frequencies can be usually selected.)
- Frequency division ratio 1 (1 byte): Frequency division ratio for the main operating frequency.
The negative numerical value by which the frequency is divided. (Example: H'FE (-2) when the frequency is divided by two.)

- Frequency division ratio 2 (1 byte): Frequency division ratio for the peripheral operating frequency.
The negative numerical value by which the frequency is divided. (Example: H'FE (-2) when the frequency is divided by two.)
- SUM (1 byte): Checksum

Response

H'06

- Response H'06 (1 byte): Response to the new bit-rate selection command
The ACK code is returned when selection is possible.

Error response

H'BF	ERROR
------	-------

- Error response H'BF (1 byte): Error response to a new bit-rate selection command
- ERROR (1 byte): Error code
H'11: Checksum error
H'24: Bit-rate selection error indicating that the specified bit rate is not selectable.
H'25: Input frequency error indicating that the specified input frequency is not within the range from the minimum to maximum values.
H'26: Frequency division ratio error indicating disagreement of frequency division ratios
H'27: Operating frequency error indicating that the specified operating frequency is not within the range from the minimum to maximum values.

(4) Checking Received Data

The following describes how the received data is checked.

1. Input frequency
Clock source checking: The value of bit 15 indicates a clock source (the external clock or on-chip oscillator).
Frequency checking: The value of the received input frequency (bits 14 to 0) is checked to see if it is within the range from minimum to maximum values of the input frequency of the selected clock mode of the selected device. If not, an input frequency error is generated.
2. Frequency division ratio
The value of the received frequency division ratio is checked to see if it corresponds to the frequency division ratio value of the selected clock mode of the selected device. If not, a frequency division ratio error is generated.

3. Operating frequency

The operating frequency is calculated from the received input frequency and frequency division ratio. The input frequency is the frequency of the clock signal supplied to the LSI, whereas the operating frequency is the frequency at which the LSI actually operates. The following formula is used for the calculation.

$$\text{Operating frequency} = \text{input frequency} / \text{frequency division ratio}$$

The obtained operating frequency is checked to see if it is within the range from the minimum to maximum values of the operating frequency of the selected clock mode of the selected device. If not, an operating frequency error is generated.

4. Bit rate

From the peripheral operating frequency (ϕ) and bit rate (B), the value (n) of the clock select bits (CKS) in the serial mode register (SMR) and the value (N) in the bit rate register (BRR) are calculated to determine the error. The error determined is checked to see if it is smaller than 4%. If not, a bit-rate selection error is generated. The following formula is used for the calculation.

$$\text{Error (\%)} = \left\{ \frac{\phi \times 10^6}{(N + 1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

When selection of the new bit rate is possible, the boot program returns an ACK code to the host and then makes the necessary register settings to select the new bit rate. The host then transmits an ACK code at the new bit rate and the boot program responds to it at the new bit rate.

Acknowledge H'06

- Acknowledge H'06 (1 byte): Acknowledgement of the new bit rate

Response H'06

- Response H'06 (1 byte): Response to acknowledgement of the new bit rate

Figure 7.9 shows the sequence of new bit-rate selection.




Figure 7.9 Sequence of New Bit-Rate Selection

(5) Programming/Erase State Transition (Without ID Checking)

In response to a programming/erase state transition command, the boot program transfers the erase program to erase the data in the user ROM area. On completion of this erase, the boot program returns the ACK code and enters the programming/erase state.

Before transmitting the programming selection command and data for programming, the host should select the device, clock mode, and new bit rate for this LSI using the device selection, clock-mode selection, and new-bit-rate selection commands; and then transmit a programming/erase state transition command to the boot program.

Command

H'40

- Command H'40 (1 byte): Programming/erase state transition

Response

H'06

- Response H'06 (1 byte): Response to the programming/erase state transition command (without ID checking)

The ACK code is returned when the user ROM area have been successfully erased after transfer of the erase program.

Error response

H'C0	H'51
------	------

- Error response H'C0 (1 byte): Error response to the programming/erasure state transition command.
- Error code H'51 (1 byte): Erasure error indicating that erasure was unsuccessful because of an error.

(6) Programming/Erasure State Transition (With ID Checking)

In response to a programming/erasure state transition command, the boot program checks the ID code if the location of user ROM indicated in table 7.6 contains a control code (H'52 or H'45).

Command

H'40

- Command H'40 (1 byte): Programming/erasure state transition

Response

H'16

- Response H'16 (1 byte): Response to a programming/erasure state transition command (with ID checking).

Table 7.6 Address of the Protection Code for the User ROM Area

	H'000004	H'000005	H'000006	H'000007	H'000010	H'000011	H'000012	H'000013
Boot mode	Control code	Authentication ID (56 bits)						

(7) ID Checking

After the response to the command for the transition with ID checking, the command for ID checking and ID code against which the actual ID code is to be checked are sent from the host.

Command

H'60	Size	ID (16 bytes)	SUM
------	------	---------------	-----

- Command H'60 (1 byte): ID Checking
- Size (1 byte): The number of bytes of transmitted data, excluding the command, size, and checksum fields (fixed to H'10).

- ID (16 bytes): The ID value is in the eight lower-order bytes. The value of the eight higher-order bytes is H'FF.

For example, when the ID is the eight-byte value H'55112233, H'44556677, the value H'FFFFFFFF, H'FFFFFFFF, H'55112233, H'44556677 will match the ID.

When the ID is the six-byte value H'55112233, H'4455, the value H'FFFFFFFF, H'FFFFFFFF, H'55112233, H'4455FFFF will match the ID.

- SUM (1 byte): Checksum

Response

H'06

- Response H'06 (1 byte): Response to an ID checking command (with ID checking)
The ACK code is returned if ID checking is successful.

Error response

H'E0	H'xx
------	------

- Error response H'E0 (1 byte): Error response to an ID checking command
- ERROR (1 byte): Error code
H'11: Checksum error
H'61: ID code mismatch error
H'63: Erasure error when ID code mismatch occurs.

(8) Checksum Errors

When the host detects an abnormal checksum value, the host is capable of resending the same command if this is judged to be appropriate. The boot program does not have a facility for resending.

When the boot program determines that the value of a sum check was incorrect, it returns a checksum error.

Error response

H'xx	H'11
------	------

- Response H'xx (1 byte): Error response is the same as the command byte except that bit 7 is set to 1.
For example, the error response corresponding to the device selection command H'10 is H'90.
- Error code H'11 (1 byte): Checksum error

(9) Command Errors

Command errors are caused by undefined commands, incorrect command sequence, and unacceptable commands. For example, sending a clock-mode selection command before a device selection command and sending an inquiry command after a programming/erasure state transition command both cause command errors.

Error response

H'80	H'xx
------	------

- Error response H'80 (1 byte): Command error
- Command H'xx (1 byte): Received command

(10) Order of Commands

In the inquiry/selection state, commands should be sent in the following order.

1. Send the supported-device inquiry command (H'20) to get the list of supported devices.
2. Select a device according to the returned device information, and send the device selection command (H'10).
3. Send the clock-mode inquiry command (H'21) to inquire about clock modes.
4. Select a clock mode from among the returned clock modes, and send the clock-mode selection command (H'11).
5. After selection of the device and clock mode, send the frequency-division-ratio inquiry command (H'22) and operating-frequency inquiry command (H'23) to get the information necessary for selecting a new bit rate.
6. Select a new bit rate according to the returned information on the frequency division ratios and operating frequencies, send the new bit-rate selection command (H'3F).
7. After selection of the new bit rate, send the programmable ROM information inquiry command (H'25), erasure-block-information inquiry command (H'26), and programming-size inquiry command (H'27) to get the information necessary for programming/erasing the user ROM area.
8. After each inquiry of step [7], send the programming/erasure state transition command (H'40) to cause a transition to the programming/erasure state.

(11) Programming/Erase State

In the programming/erase state, the boot program selects the form of programming in response to the programming selection command and then writes the data in response to the 128-byte programming command; or the boot program erases the desired blocks in response to the erase selection and block erase commands. Table 7.7 lists the programming/erase commands.

Table 7.7 Programming/Erase Commands

Command	Command Name	Function
H'43	User-ROM-area programming selection	Transfers the control program for user-ROM area programming.
H'50	128-byte programming	Executes 128-byte programming.
H'48	Erase selection	Transfers the erase-control program.
H'58	Block erase	Erases the block data.
H'52	Memory read	Reads data from memory.
H'4B	Programmable ROM sum check	Executes sum checking of the programmable ROM area.
H'4D	Programmable ROM blank check	Executes blank checking of the programmable ROM area.
H'4F	Boot-program state inquiry	Obtains about the processing state of the boot program.
H'61	Data flash sum check	Executes sum checking for the data flash area
H'62	Data flash blank check	Executes blank checking for the data flash area
H'71	Lock-bit state read	Reads the state of a lock bit.
H'77	Lock-bit program	Executes lock-bit programming.
H'75	Disabling lock-bit	Disables the function of lock bits.
H'7A	Enabling lock-bit	Enables the function of lock bits.

1. Programming

Programming is performed by using the programming selection command and the 128-byte programming command.

First, the host sends the programming selection command, and selects the form and area of programming.

Next, the host sends the 128-byte programming command. The boot program assumes that the 128 bytes of data included in the 128-byte programming command should be programmed according to the form of programming selected by the preceding programming selection command. To program more than 128 bytes, repeatedly send 128-byte programming commands. To terminate programming, the host should send the 128-byte programming command with address H'FFFFFFF. On completion of programming, the boot program waits for the next programming/erasure selection command.

The sequence of programming by the programming selection command and 128-byte programming command is shown in figure 7.10.




Figure 7.10 Programming Sequence

2. Erasure

Erasure is performed by using the erasure selection command and the block erasure command. First, select erasure by the erasure selection command and then actually erase a specific block using the block erasure command. To erase multiple blocks, repeatedly send block erasure commands. To terminate erasure, the host should send the block erasure command with block number H'FF. On completion of erasure, the boot program waits for the next programming/erasure selection command.

The sequence of erasure by the erasure selection command and block erasure command is shown in figure 7.11.




Figure 7.11 Erasure Sequence

(a) User-ROM-Area Programming Selection

In response to a user-ROM-area programming selection command, the boot program transfers the relevant programming-control program according to which the user ROM area is programmed.

Command H'43

- Command H'43 (1 byte): User-ROM-area programming selection

Response H'06

- Response H'06 (1 byte): Response to a user-ROM-area programming selection command.
The ACK code is returned upon completion of transferring the programming-control program.

Error response

H'C3	ERROR
------	-------

- Error response H'C3 (1 byte): Error response to a user-ROM-area programming selection command
- ERROR (1 byte): Error code
H'54: Selection processing error (processing was not completed because of a transfer error)

(b) 128-Byte Programming

In response to a 128-byte programming command, the boot program programs the user ROM area according to the programming-control program transferred in response to the user-ROM-area programming selection command.

Command	H'50	Address						
	Data	...						
	...							
	SUM							

- Command H'50 (1 byte): 128-byte programming
- Address for programming (4 bytes): Address at which programming starts
The address should be the multiple of the size returned in response to the programming-size inquiry command.
[Example] H'00, H'01, H'00, H'00: H'00010000
- Programming data (128 bytes): Data for programming
The size of the programming data is the size returned in response to the programming-size inquiry command.
- SUM (1 byte): Checksum

Response

H'06

- Response H'06 (1 byte): Response to a 128-byte programming command.
The ACK code is returned upon completion of the requested programming.

Error response

H'D0	ERROR
------	-------

- Error response H'D0 (1 byte): Error response to a 128-byte programming command
- ERROR (1 byte): Error code
H'11: Checksum error
H'2A: Address error. This error indicates that the address is not within the specified range of areas.
H'53: Programming error (programming failed because of an error in programming)

The specified address should be on a boundary corresponding to the unit of programming (programming size). For example, when the programming size is 128 bytes, the lower 8 bits of the address should be either H'00 or H'80. When less than 128 bytes of data are to be programmed, the host should transmit the data after padding the vacant bytes with H'FF.

To terminate programming, send the 128-byte programming command with H'FFFFFFF in the address-for-programming field. This informs the boot program that the data has been completely sent; the boot program then waits for the next programming/erasure selection command.

Command	H'50	Address	SUM
---------	------	---------	-----

- Command H'50 (1 byte): 128-byte programming
- Address for programming (4 bytes): Terminating code (H'FF, H'FF, H'FF, H'FF)
- SUM (1 byte): Checksum

Response	H'06
----------	------

- Response H'06 (1 byte): Response to a 128-byte programming command.
The ACK code is returned upon termination of the programming process.

Error response

H'D0	ERROR
------	-------

- Error response H'D0 (1 byte): Error response to a 128-byte programming command
- ERROR (1 byte): Error code
H'11: Checksum error
H'53: Programming error (programming failed because of an error in programming)

(c) Erasure Selection

In response to an erasure selection command, the boot program transfers the relevant erasure-control program. The data in the user ROM area is erased using the transferred erasure-control program.

Command	H'48
---------	------

- Command H'48 (1 byte): Erasure selection

Response	H'06
----------	------

- Response H'06 (1 byte): Response to an erasure selection command.
The ACK code is returned upon completion of transferring the erasure-control program.

Error response

H'C8	ERROR
------	-------

- Error response H'C8 (1 byte): Error response to an erasure selection command
- ERROR (1 byte): Error code
H'54: Selection processing error (processing was not completed because of a transfer error)

(d) Block Erasure

In response to a block erasure command, the boot program erases the data in the specified block.

Command	H'58	Size	Block number	SUM
---------	------	------	--------------	-----

- Command H'58 (1 byte): Block erasure
- Size (1 byte): The number of characters in the block-number field (fixed to 1)
- Block number (1 byte): The number specific to the block to be erased
- SUM (1 byte): Checksum

Response	H'06
----------	------

- Response H'06 (1 byte): Response to a block erasure command.
The ACK code is returned when the specified block has been erased.

Error response

H'D8	ERROR
------	-------

- Error response H'D8 (1 byte): Error response to a block erasure command
- ERROR (1 byte): Error code
H'11: Checksum error
H'29: Block number error (the specified block number is incorrect)
H'51: Erasure error (an error occurred during erasure)

On receiving the command with H'FF as the block number, the boot program terminates erasure processing and waits for the next programming/erasure selection command.

Command	H'58	Size	Block number	SUM
---------	------	------	--------------	-----

- Command H'58 (1 byte): Block erasure
- Size (1 byte): The number of characters in the block number field (fixed to 1)
- Block number (1 byte): H'FF (erasure terminating code)
- SUM (1 byte): Checksum

Response	H'06
----------	------

- Response H'06 (1 byte): Response to the block erasure command for terminating erasure processing; ACK code is returned upon termination of the erasure process.

To perform erasure again after issuing the command with H'FF as the block number, start the process by sending an erasure selection command.

(e) Memory Read

In response to a memory read command, the boot program returns the data stored in the specified address.

Command	H'52	Size	Area	Address for reading
	Reading size			SUM

- Command H'52 (1 byte): Memory read
- Size (1 byte): The total size of the area, address-for-reading, and reading-size fields (fixed to 9)
- Area (1 byte):
H'01: User ROM area
Specifying an incorrect area causes an address error.
- Address for reading (4 bytes): Address where reading starts
- Reading size (4 bytes): The amount of data to be read
- SUM (1 byte): Checksum

Response	H'52	Reading size					
	Data	...					
	SUM						

- Response H'52 (1 byte): Response to a memory read command
- Reading size (4 bytes): The amount of data to be read
- Data (128 bytes): The specified amount of data to be read out starting at the specified address
- SUM (1 byte): Checksum

Error response

H'D2	ERROR
------	-------

- Error response H'D2 (1 byte): Error response to a memory read command
- ERROR (1 byte): Error code
 - H'11: Checksum error
 - H'2A: Address error (the specified address for reading is not in the MAT)
 - H'2B: Size error (the specified size (amount) is greater than the size of the MAT)

(f) Programmable ROM Sum Check

In response to a programmable ROM sum check command, the boot program adds all the data bytes in the user ROM area and returns the result.

Command	H'4B
---------	------

- Command H'4B (1 byte): Programmable ROM sum check

Response	H'5B	Size	Checksum for the MAT	SUM
----------	------	------	----------------------	-----

- Response H'5B (1 byte): Response to a programmable ROM sum check command
- Size (1 byte): The number of characters in the checksum-for-the-MAT field (fixed to 4)
- Checksum for the MAT (4 bytes): Result of checksum calculation for the programmable ROM area; the total of all the data in the MAT, in byte units.
- SUM (1 byte): Checksum (for this response)

(g) Programmable ROM Blank Check

In response to a programmable ROM blank check command, the boot program checks to see if the whole the programmable ROM area is blank and returns the result.

Command

H'4D

- Command H'4D (1 byte): Programmable ROM blank check

Response

H'06

- Response H'06 (1 byte): Response to a programmable ROM blank check command
The ACK code is returned when the whole area is blank (all bytes are H'FF).

Error response

H'CD	H'52
------	------

- Error response H'CD (1 byte): Error response to a programmable ROM blank check command
- Error code H'52 (1 byte): Non-erased error

(h) Data Flash Sum Check

In response to a data flash sum check command, the boot program obtains the sum of all bytes in the data flash areas and returns the result.

Command

H'61

- Command H'61 (1 byte): Data flash sum check

Response

H'71	Size	Checksum	SUM
------	------	----------	-----

- Response H'71 (1 byte): Response to a data flash sum check command
- Size (1 byte): The number of characters in the checksum field (fixed to 4)
- Checksum (4 bytes): Result of checksum calculation for the data flash areas; the byte-wise sum of all data in the areas.
- SUM (1 byte): Checksum value that makes the sum of the bytes from the command to the SUM byte become H'00.

(i) Data Flash Blank Check

In response to a data flash blank check command, the boot program checks to see if the whole data flash areas are blank and returns an indicator of the result.

Command

H'62

- Command H'62 (1 byte): Data flash blank check

Response

H'06

- Response H'06 (1 byte): Response to a data flash blank check command.
The ACK code is returned when the whole areas are blank (all bytes are H'FF).

Error response

H'E2	H'52
------	------

- Error response H'E2 (1 byte): Error response to a data flash blank check command
- Error code H'52 (1 byte): Non-erased error

(j) Lock-Bit State Read

The lock bit for an area of user ROM (other than the data flash area) is read, and the result is returned.

Command

H'71	Size	Area	Medium address	Upper address	SUM
------	------	------	----------------	---------------	-----

- Command H'71 (1 byte): Lock-bit state read
- Size (1 byte): The total size of the area, medium address, and upper address fields (fixed to 3).
- Area (1 byte): H'01: User ROM area
- Medium address (1 byte): Middle-order bits (bits 8 to 15) of the address where the block ends
- Upper address (1 byte): Higher-order bits (bits 16 to 23) of the address where the block ends
- SUM (1 byte): Checksum value such that the sum of all bytes from the command to the SUM field becomes H'00.

Response

STATUS

- STATUS (1 byte): The value 0 for bit 6 indicates the locked state.
- STATUS (1 byte): The value 1 for bit 6 indicates the unlocked state.

Error response

H'F1	ERROR
------	-------

- Error response H'F1 (1 byte): Error response to a lock-bit state read command
- ERROR (1 byte): Error code
 - H'11: Checksum error
 - H'2A: Address error. This error indicates that the specified block address is incorrect.

(k) Lock-Bit Program

This command locks a specified block (other than the data flash area).

Command	H'77	Size	Area	Medium address	Upper address	SUM
---------	------	------	------	----------------	---------------	-----

- Command H'77 (1 byte): Lock-bit program
- Size (1 byte): The total size of the area, medium address, and upper address fields (fixed to 3).
- Area (1 byte): H'01: User ROM area
- Medium address (1 byte): Middle-order bits (bits 8 to 15) of the address where the block ends
- Upper address (1 byte): Higher-order bits (bits 16 to 23) of the address where the block ends
- SUM (1 byte): Checksum

Response	H'06
----------	------

- Response H'06 (1 byte): Response to a lock-bit program command (ACK code)

Error response

H'F7	ERROR
------	-------

- Error response H'F7 (1 byte): Error response to an lock-bit program command
- ERROR (1 byte): Error code
 - H'11: Checksum error
 - H'2A: Address error
 - H'53: Programming error. This error indicates that an error occurred in programming of the lock bit.

(l) Enabling Lock Bit

This command enables the function of lock bits.

Command

H'7A

- Command H'7A (1 byte): Enabling lock bit

Response

H'06

- Response H'06 (1 byte): Response to an enabling-lock-bit command (ACK code)

(m) Disabling Lock Bit

This command disables the function of lock bits.

Command

H'75

- Command H'75 (1 byte): Disabling lock bit

Response

H'06

- Response H'06 (1 byte): Response to a disabling-lock-bit command (ACK code)

(n) Boot-Program State Inquiry

In response to a boot-program state inquiry command, the boot program returns its current state and error information. This inquiry can be made either in the inquiry/selection state or the programming/erasure state.

Command

H'4F

- Command H'4F (1 byte): Boot-program state inquiry

Response

H'5F	Size	STATUS	ERROR	SUM
------	------	--------	-------	-----

- Response H'5F (1 byte): Response to a boot-program state inquiry command
- Size (1 byte): The number of characters in the STATUS and ERROR fields (fixed to 2)
- STATUS (1 byte): State of the boot program

- **ERROR (1 byte):** Error information
ERROR = 0: Success
ERROR \neq 0: Error
- **SUM (1 byte):** Checksum

Table 7.8 State Codes

Code	Description
H'11	Waiting for device selection
H'12	Waiting for clock mode selection
H'13	Waiting for bit rate selection
H'1F	Waiting for transition to programming/erasure state (bit rate selection completed)
H'31	Programming or erasure state (programming/erasure in progress)
H'3F	Waiting for programming/erasure selection (erasure completed)
H'4F	Waiting to receive data for programming (programming completed)
H'5F	Waiting for erasure block specification (erasure completed)

Table 7.9 Error Codes

Code	Description
H'00	No error
H'11	Checksum error
H'12	Programming size error
H'21	Device-code disagreement error
H'22	Clock-mode disagreement error
H'24	Bit-rate selection disable error
H'25	Input frequency error
H'26	Frequency division ratio error
H'27	Operating frequency error
H'29	Block number error
H'2A	Address error
H'2B	Data size error
H'51	Erase error
H'52	Non-erased error
H'53	Programming error
H'54	Selection processing error
H'61	ID code mismatch error
H'63	Erase error when ID code mismatch occurs
H'80	Command error
H'FF	Bit-rate-adjustment acknowledge error

7.5.3 Programming/Erasing in User Mode

On-board programming/erasing of individual flash memory blocks is also possible in user mode by branching to the user programming/erase-control program. The user must set the branching conditions and provide the on-board means of supplying the programming data. The flash memory must contain the user programming/erase-control program or a program that allows the user programming/erase-control program to be supplied externally. As the flash memory itself cannot be read during programming/erasing, transfer the user programming/erase-control program to the on-chip RAM to execute, as in boot mode. Figure 7.12 shows a sample procedure for programming/erasing in user mode. Prepare user programming/erase-control program in accordance with the description in section 7.6, Programming/Erasing.




Figure 7.12 Sample Programming/Erasing Procedure in User Mode (EW0 Mode)

7.6 Programming/Erasing

The CPU reprogramming method is employed to program and erase flash memory on board, in which the CPU executes software commands.

7.6.1 Software Commands

Table 7.10 shows a list of software commands through word instructions and table 7.11 shows a list of software commands through byte instructions. Whether an instruction is to be byte-length or word-length is specified by the FMWUS bit in FLMCR1.

Table 7.10 Software Commands (in Word Instructions: FMWUS = 1)

Software Command	First Command Cycle			Second Command Cycle			Third Command Cycle			Command Use in Modes	
	Mode	Addr.	Data	Mode	Addr.	Data	Mode	Addr.	Data	EW0	EW1
Erasure	Write	×	H'2020	Write	BA	H'D0D0				Possible	Possible
Programming	Write	WA	H'4141	Write	WA	WD1	Write	WA	WD2	Possible	Possible
Blank checking	Write	×	H'2525	Write	BA	H'D0D0				Possible	Possible
Lock-bit program	Write	×	H'7777	Write	BA	H'D0D0				Possible	Possible
Read-array	Write	×	H'FFFF							Possible	—
Clear-status	Write	×	H'5050							Possible	Possible
Lock-bit reading	Write	×	H'7171	Read	BA	H'xxxx				Possible	Impossible

[Legend]

×: Arbitrary address in the user ROM area

xx: Eight-bit arbitrary data

BA: Arbitrary address in a block

WA: Programming address. (The lower two bits of an address are ignored. WA should be the same in each command cycle.)

WDn: Programming data (16 bits)

Table 7.11 Software Commands (in Byte Instructions: FMWUS = 0)

Software Command	First Command Cycle		Second Command Cycle			Third Command to Fifth Command Cycle			Command Use in Modes	
	Mode	Addr. Data	Mode	Addr. Data	Mode	Addr. Data	Mode	Addr. Data	EW0	EW1
Erasure	Write	× H'20	Write	BA H'D0					Possible	Possible
Programming	Write	WA H'41	Write	WA WD1	Write	WA WD2		to WD4	Possible	Possible
Blank checking	Write	× H'25	Write	BA H'D0					Possible	Possible
Lock-bit program	Write	× H'77	Write	BA H'D0					Possible	Possible
Read-array	Write	× H'FF							Possible	—
Clear-status	Write	× H'50							Possible	Possible
Lock-bit reading	Write	× H'71	Read	BA H'xx					Possible	Impossible

[Legend]

×: Arbitrary address in the user ROM area

xx: Eight-bit arbitrary data

BA: Arbitrary address in a block

WA: Programming address. (The lower two bits of an address are ignored. WA should be the same in each command cycle.)


WDn: Programming data (8 bits)

(1) Initialization for CPU Reprogramming Mode


Before software commands are issued, settings for CPU reprogramming mode must be made and issuing of software commands must be permitted.

Figure 7.13 shows initialization for CPU reprogramming mode.

Flow of initialization for EW0 mode*1



Flow of initialization for EW1 mode*1



- Notes: 1. Within the flow, set the CPU overwriting unit selection bit (FMWUS) to select the unit of overwriting.
 2. Set the DFPR according to the area of data-flash memory for which commands are to be issued.
 3. For any interrupts that are in use, allocate the interrupt vector entries and interrupt routines to RAM. If interrupts are not to be used, allocation to RAM is not necessary.

Figure 7.13 Initialization for E/W Mode

(2) Erasure

When H'20 is written in the first command cycle and H'D0 is written to any address in the block in the second command cycle, erase/erase-verify of the specified block is automatically started.

Completion of erasure is indicated by the FMRDY bit in FLMSTR. The FMRDY bit is read as 0 during erasure, and read as 1 after erasure completion.

After erasure completion, the erasure result can be checked by reading the FMEBSF bit in FLMSTR. (See the description in (9) below, Full Status Checking.)

Note that if the lock bit is 0 (locked) in the specified block and the FMLBD bit is 0 (lock bit enabled), an erasure command is not accepted for the specified block.

Figures 7.14 and 7.15 show the flowcharts when the erase-suspend function is not used and when used, respectively.

When the erase-suspend function is being employed and erasure is resumed immediately after a period in erase-suspend mode, instruction fetching with normal incrementation of the program counter will not be possible. To avoid this problem, add three NOP instructions immediately after the instruction that writes FMSPREQ = 0. Furthermore, do not use the DTC when erasure has been suspended in EW1 mode and the reprogramming control program has been allocated to RAM.

In EW1 mode, do not execute this command for the block in which the reprogramming-control program is located.

The FMRDY bit in FLMSTR changes to 0 when erasure is started, and changes to 1 when completed.




Figure 7.14 Flowchart When Erase-Suspend Function is Not Used




Figure 7.15 Flowchart When Erase-Suspend Function is Used

(3) Programming

A programming command is used to program data in the flash memory in 4-byte units.

Command or data size can be set depending on the FMWUS bit in FLMCR1. Setting the FMWUS bit to 0 enables using byte instructions. When H'41 is written in the first command cycle and data is written to the programming address in the second through fifth command cycles, programming and verifying are automatically started*.

Setting the FMWUS bit to 1 enables using word instructions. When H'4141 is written in the first command cycle and data is written to the programming address in the second and third command cycles, programming and verifying are started*.

Completion of programming is indicated by the FMRDY bit in FLMSTR. The FMRDY bit is read as 0 during programming, and read as 1 after programming completion.

After programming completion, the programming result can be checked by reading the FMPRSF bit in FLMSTR. (See the description in (9) below, Full Status Checking.)

Figure 7.16 shows the programming flowchart.

Do not additionally program the already-programmed addresses.

Note that if the lock bit is 0 (locked) in the specified block and the FMLBD bit is 0 (lock bit enabled), a programming command is not accepted for the specified block.

In EW1 mode, do not execute this command for the block in which the reprogramming-control program is located.

The FMRDY bit in FLMSTR changes to 0 when programming is started, and changes to 1 when completed.

Note: * The lower two bits of the programming addresses are ignored.




Figure 7.16 Programming Flowchart

(4) Blank Checking

When H'25 is written in the first command cycle and H'D0 is written to any address in the block in the second command cycle, blank checking of the specified block is started.

Completion of blank checking is indicated by the FMRDY bit in FLMSTR. The FMRDY bit is read as 0 during blank checking, and read as 1 after blank checking completion.

After blank checking completion, the blank checking result can be checked by reading the FMEBSF bit in FLMSTR. (See the description in (9) below, Full Status Checking.)

Figure 7.17 shows the blank checking flowchart.

The FMRDY bit in FLMSTR changes to 0 when blank checking is started, and changes to 1 when completed.




Figure 7.17 Blank Checking Flowchart

(5) Lock-Bit Program

When H'77 is written in the first command cycle and H'D0 is written to any address in the block in the second command cycle, lock-bit programming of the specified block is started.

Completion of lock-bit programming is indicated by the FMRDY bit in FLMSTR. The FMRDY bit is read as 0 during lock-bit programming, and read as 1 after lock-bit programming completion.

After lock-bit programming completion, the lock-bit programming result can be checked by reading the FMPSF bit in FLMSTR. (See the description in (9) below, Full Status Checking.)

Figure 7.18 shows the lock-bit programming flowchart.

The FMRDY bit in FLMSTR changes to 0 when lock-bit programming is started, and changes to 1 when completed.




Figure 7.18 Lock-Bit Programming Flowchart

(6) Read-Array Command

A read-array command is to cause a transition to a mode in which data can be read from flash memory.

When H'FF is written in the first command cycle, a transition to read array mode is caused. When the specified addresses are read out in the subsequent command cycles, data is read from the specified addresses.

Since read-array mode is retained until any other command is written, multiple addresses can be read successively.

(7) Lock-Bit Reading Command

This command is used to read the value of the lock bit in flash memory.

Writing H'71 in the first command cycle and reading from the specifying block address (BA) in the second command cycle returns the value of the lock bit. If a word instruction is used for reading, the value of the lock bit will be reflected in bits 6 and 14 of the read-out word. If a byte instruction is used, the value of the lock bit will be reflected in bit 6. Execute the lock-bit reading command in EW0 mode.

(8) Status Clearing Command

A clear-status command is used to clear the status flag to 0.

When H'50 is written in the first command cycle, the FMPRSF and FMEBSF bits in FLMSTR are cleared to 0.

(9) Full Status Checking

When any command (other than the read-array command, lock bit reading command and clear-status command) is issued, full-status checking is performed to confirm whether or not there was an error.

When an error occurs, the FMPRSF and FMEBSF bits in FLMSTR are set to 1, indicating the occurrence of the relevant errors.

Table 7.12 shows the bit values in FLMSTR and the corresponding errors. Figure 7.19 shows the full status checking flowchart and procedures of handling each error.

Table 7.12 Bit Values in FLMSTR and Corresponding Errors

Bit Values in FLMSTR			
FMEBSF	FMPRSF	Error	Error Generation Conditions
0	0	Successful end	
0	1	Programming error	The programming command is executed and results in unsuccessful programming.
		Lock-bit programming error	The lock-bit program command is executed and results in unsuccessful programming.
1	0	Erase error	The erase command is executed and results in unsuccessful erasure.
		Blank checking error	The blank checking command is executed and it is detected that the specified block is not blank.
1	1	Command sequence error	<ul style="list-style-type: none"> • A command is not written correctly. • A data value other than H'D0 and H'FF is written in the last cycle of the command that consists of two command cycles. • The erase command is input in erase-suspend mode. • The programming command is input for the suspended block in erase-suspend mode.




Figure 7.19 Full Status Checking Flowchart and Procedures of Handling Errors


(10) Example of Issuing Commands

Figures 7.20 and 7.21 show examples of issuing programming commands and erasure commands, respectively. Figure 7.22 shows examples of issuing read-array commands.

- Using word-length instructions to issue programming commands (FMWUS = 1)

Target address for writing	Data
H'004000	H'12
H'004001	H'34
H'004002	H'56
H'004003	H'78

[Programming Example]
 @MOV.W #H'4141,R0 ; Programming command
 @MOV.W #H'1234,R1 ; Writing of data
 @MOV.W #H'5678,R2 ; Writing of data
 @MOV.W R0, @H'00004000 ; First command
 @MOV.W R1, @H'00004000 ; Second command
 @MOV.W R2, @H'00004000 ; Third command



- Using byte-length instructions to issue programming commands (FMWUS = 0)

Target address for writing	Data
H'004000	H'12
H'004001	H'34
H'004002	H'56
H'004003	H'78

[Programming Example]
 @MOV.B #H'41, R0L ; Programming command
 @MOV.W #H'1234,R1 ; Writing of data
 @MOV.W #H'5678,R2 ; Writing of data
 @MOV.B R0L, @H'00004000 ; First command
 @MOV.B R1H, @H'00004000 ; Second command
 @MOV.B R1L, @H'00004000 ; Third command
 @MOV.B R2H, @H'00004000 ; Fourth command
 @MOV.B R2L, @H'00004000 ; Fifth command





Figure 7.20 Examples of Issuing Programming Commands

● Using word-length instructions to issue erasure commands (FMWUS = 1)

[Erasure Setting]
Erasure block = Data flash A

[Programming Example]

```
@MOV.W #H'2020,R0 ; Erasure command
@MOV.W #H'D0D0,R1 ; Erasure command
@MOV.W R0,@H'00F00000 ; First command
@MOV.W R1,@H'00F00000 ; Second command
```



● Using byte-length instructions to issue erasure commands (FMWUS = 0)

[Erasure Setting]
Erasure block = Data flash A

[Programming Example]

```
@MOV.B #H'20, R0L ; Erasure command
@MOV.B #H'D0, R0H ; Erasure command
@MOV.B R0L,@H'00F00000 ; First command
@MOV.B R0H,@H'00F00000 ; Second command
```





Figure 7.21 Examples of Issuing Erasure Commands

● Using word-length instructions to issue read-array commands (FMWUS = 1)

[Read-Array Setting]	[Programming Example]
Address = Program-ROM area	@MOV.W #H'FFFF, R0 ; Read-array command
	@MOV.W R0, @H'00000000 ; First command



● Using byte-length instructions to issue read-array commands (FMWUS = 0)

[Read-Array Setting]	[Programming Example]
Address = Program-ROM area	@MOV.B #H'FF, R0L ; Read-array command
	@MOV.B R0L, @H'00000000 ; First command




Figure 7.22 Examples of Issuing Read-Array Commands

7.7 Protection

Three modes are available to protect the flash memory against reading, programming, and erasing: software protection, lock-bit protection, and protection to restrict access in programmer mode and boot mode.

7.7.1 Software Protection

Software commands can be disabled by clearing the FMCMDEN bit in the flash memory control register (FLMCR1) through software. In this state, no software commands are executed even if input.

Data flash areas can be protected in block units by using the flash memory data flash protect register (DFPR). Setting bits DFPR1 and DFPR0 in DFPR to 1 places all the data flash areas in protect mode.

7.7.2 Lock-Bit Protection

The programming/erasure commands can be disabled by programming the lock bits using the lock-bit program command. In this state, the erasure/programming commands are not executed even if input. This prevents flash memory from being erroneously erased or programmed due to CPU runaway.

The protection function can be temporarily disabled by setting the FMLBD bit in FLMCR1 to 1. To clear the lock bit, erase the specified block. Note that lock bits are unavailable in data flash areas.

7.7.3 PROM Programmer Protection/Boot Mode Protection

PROM programmer protection/boot mode protection is enabled by writing the specified data to the user ROM area shown in the table 7.13.

The protection function can be disabled by using a PROM programmer or on-board programmer to delete the entire user ROM area.

Table 7.14 shows the specifications for PROM programmer protection and table 7.15 shows the specifications of protection in boot mode.

Table 7.13 Address Range of the Protection Code in User ROM

	H'000004	H'000005	H'000006	H'000007	H'000010	H'000011	H'000012	H'000013
PROM programmer	Control code	Not used						
Boot mode		Authentication ID code (56 bits)						

Table 7.14 Specifications for PROM Programmer Protection

Control code*	Protection State	Operation to be Carried Out
H'FF	PROM programmer protection is disabled.	Possible operations; reading/programming/erasing by PROM programmer.
Other than above	PROM programmer protection is enabled.	Possible operations; programming/erasing by PROM programmer. However, reading is not possible.

Note: * Used together with control code for boot mode protection.

Table 7.15 Specifications for Boot Mode Protection

Control code*	Protection State	Operation in Serial Connection
Other than above	Protection is disabled.	Entire blocks are deleted.
H'45	ID authentication protection 1* ²	Possible for reading/programming/erasing if the ID was authenticated. If the ID was not authenticated, entire blocks are deleted.
H'52	ID authentication protection 2	Possible for reading/programming/erasing if the ID was authenticated. If the ID was not authenticated, authentication is performed again.
	ID authentication protection 2+* ³	If control code is H'52 and the special code (H'50, H'72, H'6F, H'74, H'65, H'63 and H'74) is written to the authentication ID bytes, processing for serial connections will not be accepted.

- Notes: 1. Used together with the control code for the PROM programmer.
 2. Re-authentication can be performed up to 3 times in case of error in the ID code.
 3. Once this setting has been made, serial connections are not accepted unless a PROM programmer is used to delete the setting.

7.8 Programmer Mode

In programmer mode, flash memory areas can be programmed/erased using a PROM programmer via a socket adapter, just as a discrete flash memory can be. Use the PROM programmer that supports this product.

7.9 Usage Notes

(1) Prohibited Instruction

In EW0 mode, the following instruction cannot be used because it refers to the data in the flash memory area.

- TRAPA

(2) Interrupts

Table 7.16 shows interrupt handling in CPU reprogramming mode.

Table 7.16 Interrupt Handling in CPU Reprogramming Mode

Mode	State	When Interrupt Request is Received	When Watchdog Timer Reset, LVD Reset, Software Reset, or Pin Reset, Interrupt Request is Generated
EW0	During erasure command	Interrupts can be handled if interrupt vectors are located in the RAM. For details, see section 4.2.7, Interrupt vector offset register (VOFR).	Immediately after a reset is generated, a software command is forcibly terminated, and flash memory and LSI are reset. Because of the forced termination, it might be impossible to read correct values from the block or address for which the software command has been executed; execute erasure again after restarting and confirm that erasure is completed successfully. The watchdog timer does not stop even during command execution; initialize the timer periodically.
	During programming command		
	During lock-bit program command		
	During blank checking command		

Mode	State	When Interrupt Request is Received	When Watchdog Timer Reset, LVD Reset, Software Reset, or Pin Reset, Interrupt Request is Generated
EW1	During erasure command (erase-suspend function not used)	Erasure is given priority, keeping the interrupt request waiting. When erasure is completed, execution of the interrupt processing is started.	Immediately after a reset is generated, a software command is forcibly terminated, and flash memory and LSI are reset.
	During erasure command (erase-suspend function used)	After the transition time to erase-suspend mode, erasure is suspended starting execution of the interrupt processing. When the interrupt processing is completed, setting the FMSPREQ bit in FLMCR2 to 0 resumes erasure.	Because of the forced termination, it might be impossible to read correct values from the block or address for which the software command has been executed; execute erasure again after restarting and confirm that erasure is completed successfully.
	During programming command	A software command is given priority, keeping the interrupt request waiting.	Since the watchdog timer does not stop even during command execution, set the overflow time of the watchdog timer longer than the erasure/programming execution time.
	During lock-bit program command	When the software command is completed, execution of the interrupt processing is started.	
	During blank checking command		

(3) Method of Access

When writing values to the protected bits indicated below, start by writing 0 to the bit and then write 1 to it or by writing 1 to the bit and then write 0 to it. Do not allow the generation of any interrupt or any access to other I/O registers between the two operations. For writing, always use the MOV instruction.

(a) Bits that are set to 1 by writing 0 and then 1 consecutively

- FLMCR1: FMLBD and FMCMDEN bits
- FLMCR2: FMISPE and FMSPEN bits

(b) Bits that are cleared to 0 by writing 1 and then 0 consecutively

- DFPR: DFPR1 and DFPR0 bits

The example below is of code for use when the FMCMDEN and FMLBD bits in FLMCR1 are to be changed from 0 to 1.

```

MOV.B @FLMCR1,R0L :FLMCR1=H'04      R0L=H'04      R0H=H'xx
MOV.B @FLMCR1,R0H :FLMCR1=H'04      R0L=H'04      R0H=H'04
BSET #0,R0H       :FLMCR1=H'04      R0L=H'04      R0H=H'05
BSET #3,R0H       :FLMCR1=H'04      R0L=H'04      R0H=H'0D
MOV.B R0L,@FLMCR1 :FLMCR1=H'04      R0L=H'04      R0H=H'0D
MOV.B R0H,@FLMCR1 :FLMCR1=H'0D      R0L=H'04      R0H=H'0D

```

(4) Reprogramming User ROM Area

When it is necessary to reprogram the block containing the reprogramming-control program, use boot mode. This is because if the power supply voltage drops in EW0 mode while the block containing the reprogramming-control program is being reprogrammed, the reprogramming-control program cannot be correctly reprogrammed, and this might disable further reprogramming of the flash memory. Only proceed with overwriting of the programming-control program after securing ample stabilization time for the power supply.

(5) Program

Do not program the already-programmed addresses.

(6) LSI Mode Transition

During software command execution, do not cause a transition to standby mode or sleep mode.

(7) Reset during Execution of Software Command in Flash Memory

Do not apply a pin reset, LVD reset, or watchdog timer reset during execution of the programming, lock-bit programming, blank-checking, and erasure commands. If applied, the currently executed command is forcibly terminated. In this case, execute the erasure command of the specified block again and confirm that erasure is completed successfully.

(8) Reading the User ROM Area while the Mode is EW0 and Software Commands are Enabled

If the user ROM area is to be read while software commands are enabled and the reprogramming mode is EW0, set the bus master operation clock ϕ_s to a frequency below 5 MHz.

(9) Frequent Reprogramming

For systems that will be frequently reprogrammed, follow the below procedure to reduce the effective number of reprogramming operations. As far as is possible, write data at appropriately increasing addresses until no blank areas remain, and then erase the whole block. For example, in a case where the data are written in 16-byte sets, write the maximum of 256 16-byte sets, and then erase the whole block when further reprogramming is required. This procedure can reduce the effective number of reprogramming operations.

For control of the number of reprogramming operations, we recommend keeping a record of the number of times each block has been reprogrammed.

(10) Occurrence of Erase Errors during Erasure Operation

When an erase error has occurred during an erasure operation, issue a clear-status command and then an erasure command. Repeat this procedure at least three times so that the error does not occur.

(11) Points for Caution when Using the Erase-Suspend Function

In CPU reprogramming mode, if the erase-suspend function is used during erasure of the user ROM area, operations to erase the user ROM area will not be completed in some cases.

1. Conditions for the problem

In CPU reprogramming mode, repeated use of the erase-suspend function at a certain interval within the period of erasure when the user ROM area is being erased in EW0 mode or EW1 mode

(1) EW0 mode

- Repeated generation of interrupts with a certain interval
- Repeated setting of the FMSPREQ bit in FLMCR2 to 1 with a certain interval

(2) EW1 mode

- Repeated generation of interrupts with a certain interval

2. To avoid the problem

Do not use repeatedly the erase-suspend function at the certain interval. If the erase-suspend function is to be repeatedly used within the period of erasure, employ software control to ensure that the interval between requests satisfies the conditions given in formula 2-1 below to avoid the same interval.

$$T2 > T1 + TD \text{ or } T2 < T1 - TD \text{ (2-1)}$$

- TD = 1.0 μ s (certain period that does not depend on the operating frequency of the product)
- T1: Interval between previous and current requests for suspension of erasure
- T2: Interval between current and next requests for suspension of erasure

Section 8 RAM

The H8S/20103R, H8S/20203R, H8S/20223R, H8S/20115R, H8S/20215R, H8S/20235R, H8S/20323R, and H8S/20335R Group LSIs have an on-chip high-speed static RAM. The RAM is connected to the CPU via a 16-bit data bus, enabling the CPU to access both byte data and word data in one state.

	Product Classification	RAM Size	RAM Address
64 pins	H8S/20103R	8 Kbytes	H'FFDF80 to H'FFFF7F
	H8S/20102R	8 Kbytes	H'FFDF80 to H'FFFF7F
	H8S/20115R	12 Kbytes	H'FFCF80 to H'FFFF7F
	H8S/20114R	12 Kbytes	H'FFCF80 to H'FFFF7F
80 pins	H8S/20223R	8 Kbytes	H'FFDF80 to H'FFFF7F
	H8S/20222R	8 Kbytes	H'FFDF80 to H'FFFF7F
	H8S/20203R	8 Kbytes	H'FFDF80 to H'FFFF7F
	H8S/20202R	8 Kbytes	H'FFDF80 to H'FFFF7F
	H8S/20215R	12 Kbytes	H'FFCF80 to H'FFFF7F
	H8S/20214R	12 Kbytes	H'FFCF80 to H'FFFF7F
	H8S/20235R	12 Kbytes	H'FFCF80 to H'FFFF7F
	H8S/20234R	12 Kbytes	H'FFCF80 to H'FFFF7F
100 pins	H8S/20323R	8 Kbytes	H'FFDF80 to H'FFFF7F
	H8S/20322R	8 Kbytes	H'FFDF80 to H'FFFF7F
	H8S/20335R	12 Kbytes	H'FFCF80 to H'FFFF7F
	H8S/20334R	12 Kbytes	H'FFCF80 to H'FFFF7F

Section 9 Peripheral I/O Mapping Controller

The peripheral function mapping controller (PMC) is composed of registers that are used to select the functions of multiplexed pins. The multiplexed pins are divided into two groups: group 1 and group 2. Group 1 consists of ports 1 to 3, 5, and 6, and group 2 consists of ports 4^{*2}, 7^{*2}, 8, 9^{*1}, and A. Tables 9.1 and 9.2 list the functions of the multiplexed pins in each group.

- Notes: 1. Port 9 is not available on the H8S/20103R and H8S/20115R Groups.
2. Ports 4 and 7 are not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups.

Table 9.1 Multiplexed Pin Functions (Ports 1, 2, 3, 5, and 6)

Group 1	Pin Name	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6
Port 1	Pm7	$\overline{\text{IRQ7}}$ input	TXD_2 output	TXD_X output, TXDX/RXDX input/output ^{*1}	SSI input/output	FTIOD1 input/output	$\overline{\text{ADTRG2}}$ input ^{*3}
Port 2							
Port 3							
Port 5	Pm6	$\overline{\text{IRQ6}}$ input	RXD_2 input	RXD_X/RXDX input	$\overline{\text{SCS}}$ input/output	FTIOC1 input/output	$\overline{\text{ADTRG1}}$ input
Port 6							
	Pm5	$\overline{\text{IRQ5}}$ input	SCK3_2 input/output	SCK3_X input/output	SCK input/output	FTIOB1 input/output	$\overline{\text{TRDOI}_1}$ input
	Pm4	$\overline{\text{IRQ4}}$ input	$\overline{\text{TRDOI}_0}$ input	FTCI input ^{*2}	SSO input/output	FTIOA1 input/output	TRAIO input/output
	Pm3	$\overline{\text{IRQ3}}$ input	$\overline{\text{TRCOI}}$ input ^{*2}	FTIOD input/output ^{*2}	TGIOB input/output	FTIOD0 input/output	TRAO output
	Pm2	$\overline{\text{IRQ2}}$ input	TXD output	FTIOC input/output ^{*2}	TGIOA input/output	FTIOC0 input/output	TRBO output
	Pm1	$\overline{\text{IRQ1}}$ input	RXD input	FTIOB input/output ^{*2}	TCLKB input	FTIOB0 input/output	TRGB input
	Pm0	$\overline{\text{IRQ0}}$ input	SCK3 input/output	FTIOA input/output ^{*2}	TCLKA input	FTIOA0 input/output	TREO output
Initially mapped port	Port 1	Port 2	Port 3	Port 5	Port 6	None	

[Legend] m = 1, 2, 3, 5 and 6

- Notes: 1. When a pin other than P37 is designated as the TXDX output for the SCIX module, the pin is only capable of functioning as a CMOS output.
2. The timer RC is not available on the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups; therefore, the function cannot be selected for these groups.
3. AD converter unit 2 is not available on the H8S/20103R, H8S/20203R, H8S/20115R, and H8S/20215R Groups; therefore, the function cannot be selected for these groups.

Table 9.2 Multiplexed Pin Functions (Ports 4, 7, 8, 9, and A)

Group 2	Pin Name	Function 1	Function 2	Function 3	Function 4	Function 5* ²	Function 6
Port 4	Pm7	$\overline{\text{IRQ}}_7$ input	—	TXD output	TREO output	FTIOD3 input/output	TXD_X output, TXDX/RXDX input/output* ³
Port 7							
Port 8	Pm6	$\overline{\text{IRQ}}_6$ input	—	RXD input	TRBO output	FTIOC3 input/output	RXD_X/RXDX input
Port 9							
Port A* ¹	Pm5	$\overline{\text{IRQ}}_5$ input	—	SCK3 input/output	TRAIO input/output	FTIOB3 input/output	SCK3_X input/output
	Pm4	$\overline{\text{IRQ}}_4$ input	—	—	TRGB input	FTIOA3 input/output	—
	Pm3	$\overline{\text{IRQ}}_3$ input	—	—	TRAO output	FTIOD2 input/output	—
	Pm2	$\overline{\text{IRQ}}_2$ input	—	—	—	FTIOC2 input/output	—
	Pm1	$\overline{\text{IRQ}}_1$ input	—	—	—	FTIOB2 input/output	—
	Pm0	$\overline{\text{IRQ}}_0$ input	—	—	—	FTIOA2 input/output	—
Initially mapped port	None	Port 4	Port 7* ⁴	Port 8	Port 9	None	None

[Legend] n = 4, 7, 8, 9, and A
—: Reserved

- Notes: 1. Port A is multiplexed with A/D converter analog input in the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups. Therefore, the multiplexed functions cannot be selected for the port.
The PA3 to PA0 pins are multiplexed with A/D converter analog input in the H8S/20203R and H8S/20215R Groups. Therefore, the multiplexed functions cannot be selected for the port pins.
2. Function 5 cannot be selected for the H8S/20103R and H8S/20115R Groups.
3. When a pin other than P37 is designated as the TXDX output for the SCIX module, the pin is only capable of functioning as a CMOS output.
4. The respective items under function 3 are assigned to pins P74 to P72 in the initial state. However, pins P77 to P75 do not have selectable functions.

9.1 Register Descriptions

- Peripheral function mapping register write-protect register (PMCWPR)
- Port 1 peripheral function mapping register 1 (PMCR11)
- Port 1 peripheral function mapping register 2 (PMCR12)
- Port 1 peripheral function mapping register 3 (PMCR13)
- Port 1 peripheral function mapping register 4 (PMCR14)
- Port 2 peripheral function mapping register 1 (PMCR21)
- Port 2 peripheral function mapping register 2 (PMCR22)
- Port 2 peripheral function mapping register 3 (PMCR23)
- Port 2 peripheral function mapping register 4 (PMCR24)
- Port 3 peripheral function mapping register 1 (PMCR31)
- Port 3 peripheral function mapping register 2 (PMCR32)
- Port 3 peripheral function mapping register 3 (PMCR33)
- Port 3 peripheral function mapping register 4 (PMCR34)
- Port 4 peripheral function mapping register 1 (PMCR41)*³
- Port 4 peripheral function mapping register 2 (PMCR42)*³
- Port 4 peripheral function mapping register 3 (PMCR43)*³
- Port 4 peripheral function mapping register 4 (PMCR44)*³
- Port 5 peripheral function mapping register 1 (PMCR51)
- Port 5 peripheral function mapping register 2 (PMCR52)
- Port 5 peripheral function mapping register 3 (PMCR53)
- Port 5 peripheral function mapping register 4 (PMCR54)
- Port 6 peripheral function mapping register 1 (PMCR61)
- Port 6 peripheral function mapping register 2 (PMCR62)
- Port 6 peripheral function mapping register 3 (PMCR63)
- Port 6 peripheral function mapping register 4 (PMCR64)
- Port 7 peripheral function mapping register 2 (PMCR72)*³
- Port 7 peripheral function mapping register 3 (PMCR73)*³
- Port 7 peripheral function mapping register 4 (PMCR74)*³
- Port 8 peripheral function mapping register 1 (PMCR81)*³
- Port 8 peripheral function mapping register 2 (PMCR82)*³
- Port 8 peripheral function mapping register 3 (PMCR83)
- Port 8 peripheral function mapping register 4 (PMCR84)
- Port 9 peripheral function mapping register 1 (PMCR91)*¹

- Port 9 peripheral function mapping register 2 (PMCR92)*¹
- Port 9 peripheral function mapping register 3 (PMCR93)*¹
- Port 9 peripheral function mapping register 4 (PMCR94)*¹
- Port A peripheral function mapping register 3 (PMCR A3)*²
- Port A peripheral function mapping register 4 (PMCR A4)*²

Notes: 1. PMCR91 to PMCR94 are not available on the H8S/20103R and H8S/20115R Groups.
2. PMCR A3 and PMCR A4 are not available on the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups.
3. PMCR41 to PMCR44, PMCR72 to PMCR74, PMCR81, and PMCR82 are not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups

9.1.1 Peripheral Function Mapping Register Write-Protect Register (PMCWPR)

Address: H'FF0065

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	BOWI	PMCRWE	—	—	—	—	—	—

Value after reset: 1 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	BOWI	Bit 6 write protect	0: Writing to PMCRWE (bit 6 in this register) is enabled. 1: Writing to the PMCRWE bit is disabled.	W
6	PMCRWE	PMCR write enable	0: Writing to PMCR is disabled. 1: Writing to PMCR is enabled.	R/W
5 to 0	—	Reserved	These bits are always read as 0. The write value should always be 0.	—

Note: A MOV instruction should be used to rewrite this register.

- BOWI bit (Bit 6 write protect)

Only when the write value to this bit is 0, PMCRWE (bit 6 in this register) can be modified. This bit is always read as 1.

9.1.2 Port Group 1

Peripheral Function Mapping Registers 1 to 4 (PMCRn1 to PMCRn4 (n = 1, 2, 3, 5, and 6))

(1) Port 1

(a) Port 1 Peripheral Function Mapping Register 1 (PMCR11)

Address: H'FF0040


Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P11MD[2:0]			—	P10MD[2:0]		
Value after reset:	0	0	0	1	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P11MD[2:0]	P11 function select	000: Setting prohibited 001: IRQ $\bar{1}$ input (initial value) 010: RXD input (SCI3) 011: FTIOB input/output (timer RC)* ² 100: TCLKB input (timer RG) 101: FTIOB0 input/output (timer RD_0) 110: TRGB input (timer RB) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P10MD[2:0]	P10 function select* ¹	000: Setting prohibited 001: IRQ $\bar{0}$ input (initial value) 010: SCK3 input/output (SCI3) 011: FTIOA input/output (timer RC)* ² 100: TCLKA input (timer RG) 101: FTIOA0 input/output (timer RD_0) 110: TREO output (timer RE) 111: Setting prohibited	R/W

- Notes: 1. For the H8S/20103R and H8S/20115R Groups, P10 is not provided and P10MD[2:0] are reserved. The initial value is B'001. The write value should be B'001.
2. This function cannot be selected for the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups.

(b) Port 1 Peripheral Function Mapping Register 2 (PMCR12)

Address: H'FF0041



Value after reset: 0 0 0 1 0 0 0 0 1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P13MD[2:0]	P13 function select	000: Setting prohibited 001: $\overline{\text{IRQ3}}$ input (initial value) 010: $\overline{\text{TRCOI}}$ input (timer RC)* 011: FTIOD input/output (timer RC)* 100: TGIOB input/output (timer RG) 101: FTIOD0 input/output (timer RD_0) 110: TRAO output (timer RA) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P12MD[2:0]	P12 function select	000: Setting prohibited 001: $\overline{\text{IRQ2}}$ input (initial value) 010: TXD output (SCI3) 011: FTIOC input/output (timer RC)* 100: TGIOA input/output (timer RG) 101: FTIOC0 input/output (timer RD_0) 110: TRBO output (timer RB) 111: Setting prohibited	R/W

Note: * This function cannot be selected for the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups.

(c) Port 1 Peripheral Function Mapping Register 3 (PMCR13)

Address: H'FF0042


Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P15MD[2:0]			—	P14MD[2:0]		
Value after reset:	0	0	0	1	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P15MD[2:0]	P15 function select	000: Setting prohibited 001: $\overline{\text{IRQ5}}$ input (initial value) 010: SCK3_2 input/output (SCI3_2) 011: SCK3_X input/output (SCI3_X) 100: SSCK input/output* ⁴ (SSU) 101: FTIOB1 input/output (timer RD_0) 110: $\overline{\text{TRDOI}_1}$ input (timer RD_1)* ² 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P14MD[2:0]	P14 function select* ¹	000: Setting prohibited 001: $\overline{\text{IRQ4}}$ input (initial value) 010: $\overline{\text{TRDOI}_0}$ input (timer RD_0) 011: FTCL input (timer RC)* ³ 100: SSO input/output* ⁴ (SSU) 101: FTIOA1 input/output (timer RD_0) 110: TRAI0 input/output (timer RA) 111: Setting prohibited	R/W

- Notes:
1. For the H8S/20103R and H8S/20115R Groups, P14 is not provided and P14MD[2:0] are reserved. The initial value is B'001. The write value should be B'001.
 2. This function cannot be selected for the H8S/20103R and H8S/20115R Groups.
 3. This function cannot be selected for the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups.
 4. If the SSCK output pin or the SSO output pin is set, the NMOS open-drain output cannot be selected.

(d) Port 1 Peripheral Function Mapping Register 4 (PMCR14)

Address: H'FF0043



Value after reset: 0 0 0 1 0 0 0 1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P17MD[2:0]	P17 function select	000: Setting prohibited 001: $\overline{\text{IRQ}}_7$ input (initial value) 010: TXD_2 output (SCI3_2) 011: TXD_X output, TXDX/RXDX input/output* ¹ (SCI3_X, SCIX) 100: SSI input/output (SSU) 101: FTIOD1 input/output (timer RD_0) 110: $\overline{\text{ADTRG}}_2$ input (AD_2)* ³ 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P16MD[2:0]	P16 function select	000: Setting prohibited 001: $\overline{\text{IRQ}}_6$ input (initial value) 010: RXD_2 input (SCI3_2) 011: RXD_X/RXDX input (SCI3_X, SCIX) 100: $\overline{\text{SCS}}$ input/output* ² (SSU) 101: FTIOC1 input/output (timer RD_0) 110: $\overline{\text{ADTRG}}_1$ input (AD_1) 111: Setting prohibited	R/W

- Notes:
1. When a pin other than P37 is designated as the TXDX output, the pin is only capable of functioning as a CMOS output.
 2. If the $\overline{\text{SCS}}$ output pin of the SSU is set, the NMOS open-drain output cannot be selected.
 3. This function cannot be selected for the H8S/20103R, H8S/20203R, H8S/20115R, and H8S/20215R Groups.

(2) Port 2**(a) Port 2 Peripheral Function Mapping Register 1 (PMCR21)**

Address: H'FF0044

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P21MD[2:0]			—	P20MD[2:0]		
Value after reset:	0	0	1	0	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P21MD[2:0]	P21 function select	000: Setting prohibited 001: $\overline{\text{IRQ1}}$ input 010: RXD input (SCI3) (initial value) 011: FTIOB input/output (timer RC)* 100: TCLKB input (timer RG) 101: FTIOB0 input/output (timer RD_0) 110: TRGB input (timer RB) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P20MD[2:0]	P20 function select	000: Setting prohibited 001: $\overline{\text{IRQ0}}$ input 010: SCK3 input/output (SCI3) (initial value) 011: FTIOA input/output (timer RC)* 100: TCLKA input (timer RG) 101: FTIOA0 input/output (timer RD_0) 110: TREO output (timer RE) 111: Setting prohibited	R/W

Note: * The timer RC is not available on the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups. These bits are reserved and the function cannot be selected for these groups.

(b) Port 2 Peripheral Function Mapping Register 2 (PMCR22)

Address: H'FF0045

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P23MD[2:0]			—	P22MD[2:0]		

Value after reset: 0 0 1 0 0 0 1 0

Bit	Bit Name	Initial Value	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P23MD[2:0]	P23 function select	000: Setting prohibited 001: $\overline{\text{IRQ3}}$ input 010: $\overline{\text{TRCOI}}$ input (timer RC) (initial value) 011: FTIOD input/output (timer RC)* 100: TGI0B input/output (timer RG) 101: FTIOD0 input/output (timer RD_0) 110: TRA0 output (timer RA) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P22MD[2:0]	P22 function select	000: Setting prohibited 001: $\overline{\text{IRQ2}}$ input 010: TXD output (SCI3) (initial value) 011: FTIOC input/output (timer RC)* 100: TGIOA input/output (timer RG) 101: FTIOC0 input/output (timer RD_0) 110: TRBO output (timer RB) 111: Setting prohibited	R/W

Note: * The timer RC is not available on the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups. These bits are reserved and the function cannot be selected for these groups.

(c) Port 2 Peripheral Function Mapping Register 3 (PMCR23)

Address: H'FF0046

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P25MD[2:0]			—	P24MD[2:0]		
Value after reset:	0	0	1	0	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P25MD[2:0]	P25 function select	000: Setting prohibited 001: $\overline{\text{IRQ5}}$ input 010: SCK3_2 input/output (SCI3_2) (initial value) 011: SCK3_X input/output (SCI3_X) 100: SSCK input/output* ³ (SSU) 101: FTIOB1 input/output (timer RD_0) 110: $\overline{\text{TRDOI}_1}$ input (timer RD_1)* ¹ 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P24MD[2:0]	P24 function select	000: Setting prohibited 001: $\overline{\text{IRQ4}}$ input 010: $\overline{\text{TRDOI}_0}$ input (timer RD_0) (initial value) 011: FTCl input (timer RC)* ² 100: SSO input/output* ³ (SSU) 101: FTIOA1 input/output (timer RD_0) 110: TRAlO input/output (timer RA) 111: Setting prohibited	R/W

- Notes:
1. This function cannot be selected for the H8S/20103R and H8S/20115R Groups.
 2. This function cannot be selected for the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups.
 3. If the SSCK output pin or the SSO output pin is set, the NMOS open-drain output cannot be selected.

(d) Port 2 Peripheral Function Mapping Register 4 (PMCR24)

Address: H'FF0047

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P27MD[2:0]			—	P26MD[2:0]		

Value after reset: 0 0 1 0 0 0 1 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P27MD[2:0]	P27 function select	000: Setting prohibited 001: $\overline{\text{IRQ}}_7$ input 010: TXD_2 output (SCI3_2) (initial value) 011: TXD_X output, TXDX/RXDX input/output* ¹ (SCI3_X, SCIX) 100: SSI input/output (SSU) 101: FTIOD1 input/output (timer RD_0) 110: $\overline{\text{ADTRG}}_2$ input (AD_2)* ³ 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P26MD[2:0]	P26 function select	000: Setting prohibited 001: $\overline{\text{IRQ}}_6$ input 010: RXD_2 input (SCI3_2) (initial value) 011: RXD_X/RXDX input (SCI3_X, SCIX) 100: $\overline{\text{SCS}}$ input/output* ² (SSU) 101: FTIOC1 input/output (timer RD_0) 110: $\overline{\text{ADTRG}}_1$ input (AD_1) 111: Setting prohibited	R/W

- Notes:
1. When a pin other than P37 is designated as the TXDX output, the pin is only capable of functioning as a CMOS output.
 2. If the $\overline{\text{SCS}}$ output pin of the SSU is set, the NMOS open-drain output cannot be selected.
 3. This function cannot be selected for the H8S/20103R, H8S/20203R, H8S/20115R, and H8S/20215R Groups.

(3) Port 3**(a) Port 3 Peripheral Function Mapping Register 1 (PMCR31)**

Address: H'FF0048

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P31MD[2:0]			—	P30MD[2:0]		
Value after reset:	0	0	1	1	0	0	1	1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P31MD[2:0]	P31 function select	000: Setting prohibited 001: $\overline{IRQ1}$ input 010: RXD input (SCI3) 011: FTIOB input/output (timer RC)* (initial value) 100: TCLKB input (timer RG) 101: FTIOB0 input/output (timer RD_0) 110: TRGB input (timer RB) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P30MD[2:0]	P30 function select	000: Setting prohibited 001: $\overline{IRQ0}$ input 010: SCK3 input/output (SCI3) 011: FTIOA input/output (timer RC)* (initial value) 100: TCLKA input (timer RG) 101: FTIOA0 input/output (timer RD_0) 110: TREO output (timer RE) 111: Setting prohibited	R/W

Note: * The timer RC is not available on the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups. No function is selected in the initial state for these groups.

(b) Port 3 Peripheral Function Mapping Register 2 (PMCR32)

Address: H'FF0049

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P33MD[2:0]			—	P32MD[2:0]		

Value after reset: 0 0 1 1 0 0 1 1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P33MD[2:0]	P33 function select	000: Setting prohibited 001: $\overline{\text{IRQ3}}$ input 010: $\overline{\text{TRCOI}}$ input (timer RC)* 011: FTIOD input/output (timer RC)* (initial value) 100: TGI0B input/output (timer RG) 101: FTIOD0 input/output (timer RD_0) 110: TRA0 output (timer RA) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P32MD[2:0]	P32 function select	000: Setting prohibited 001: $\overline{\text{IRQ2}}$ input 010: TXD output (SCI3) 011: FTIOC input/output (timer RC)* (initial value) 100: TGIOA input/output (timer RG) 101: FTIOC0 input/output (timer RD_0) 110: TRBO output (timer RB) 111: Setting prohibited	R/W

Note: * The timer RC is not available on the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups. No function is selected in the initial state for these groups.

(c) Port 3 Peripheral Function Mapping Register 3 (PMCR33)

Address: H'FF004A

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P35MD[2:0]			—	P34MD[2:0]		

Value after reset: 0 0 1 1 0 0 1 1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P35MD[2:0]	P35 function select	000: Setting prohibited 001: $\overline{\text{IRQ5}}$ input 010: SCK3_2 input/output (SCI3_2) 011: SCK3_X input/output (SCI3_X) (initial value) 100: SSCK input/output* ³ (SSU) 101: FTIOB1 input/output (timer RD_0) 110: $\overline{\text{TRDOI}_1}$ input (timer RD_1)* ² 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P34MD[2:0]	P34 function select	000: Setting prohibited 001: $\overline{\text{IRQ4}}$ input 010: $\overline{\text{TRDOI}_0}$ input (timer RD_0) 011: FTCL input (timer RC)* ¹ (initial value) 100: SSO input/output* ³ (SSU) 101: FTIOA1 input/output (timer RD_0) 110: TRAIO input/output (timer RA) 111: Setting prohibited	R/W

- Notes:
1. The timer RC is not available on the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups. No function is selected in the initial state for these groups.
 2. This function cannot be selected for the H8S/20103R and H8S/20115R Groups.
 3. If the SSCK output pin or the SSO output pin is set, the NMOS open-drain output cannot be selected.

(d) Port 3 Peripheral Function Mapping Register 4 (PMCR34)

Address: H'FF004B



Value after reset: 0 0 1 1 0 0 1 1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P37MD[2:0]	P37 function select	000: Setting prohibited 001: $\overline{\text{IRQ7}}$ input 010: TXD_2 output (SCI3_2) 011: TXD_X output, TXDX/RXDX input/output (SCI3_X, SCIX) (initial value) 100: SSI input/output (SSU) 101: FTIOD1 input/output (timer RD_0) 110: $\overline{\text{ADTRG2}}$ input (AD_2)* ¹ 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P36MD[2:0]	P36 function select	000: Setting prohibited 001: $\overline{\text{IRQ6}}$ input 010: RXD_2 input (SCI3_2) 011: RXD_X/RXDX input (SCI3_X, SCIX) (initial value) 100: $\overline{\text{SCS}}$ input/output* ² (SSU) 101: FTIOC1 input/output (timer RD_0) 110: $\overline{\text{ADTRG1}}$ input (AD_1) 111: Setting prohibited	R/W

- Notes: 1. This function cannot be selected for the H8S/20103R, H8S/20203R, H8S/20115R, and H8S/20215R Groups.
2. If the $\overline{\text{SCS}}$ output pin of the SSU is set, the NMOS open-drain output cannot be selected.

(4) Port 5**(a) Port 5 Peripheral Function Mapping Register 1 (PMCR51)**

Address: H'FF0050

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P51MD[2:0]			—	P50MD[2:0]		
Value after reset:	0	1	0	0	0	1	0	0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P51MD[2:0]	P51 function select	000: Setting prohibited 001: $\overline{\text{IRQ1}}$ input 010: RXD input (SCI3) 011: FTIOB input/output (timer RC)* 100: TCLKB input (timer RG) (initial value) 101: FTIOB0 input/output (timer RD_0) 110: TRGB input (timer RB) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P50MD[2:0]	P50 function select	000: Setting prohibited 001: $\overline{\text{IRQ0}}$ input 010: SCK3 input/output (SCI3) 011: FTIOA input/output (timer RC)* 100: TCLKA input (timer RG) (initial value) 101: FTIOA0 input/output (timer RD_0) 110: TREO output (timer RE) 111: Setting prohibited	R/W

Note: * The timer RC is not available on the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups. These bits are reserved and the function cannot be selected for these groups.

(b) Port 5 Peripheral Function Mapping Register 2 (PMCR52)

Address: H'FF0051

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P53MD[2:0]			—	P52MD[2:0]		

Value after reset: 0 1 0 0 0 1 0 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P53MD[2:0]	P53 function select	000: Setting prohibited 001: $\overline{\text{IRQ3}}$ input 010: $\overline{\text{TRCOI}}$ input (timer RC)* 011: FTIOD input/output (timer RC)* 100: TGI0B input/output (timer RG) (initial value) 101: FTIOD0 input/output (timer RD_0) 110: TRAO output (timer RA) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P52MD[2:0]	P52 function select	000: Setting prohibited 001: $\overline{\text{IRQ2}}$ input 010: TXD output (SCI3) 011: FTIOC input/output (timer RC)* 100: TGIOA input/output (timer RG) (initial value) 101: FTIOC0 input/output (timer RD_0) 110: TRBO output (timer RB) 111: Setting prohibited	R/W

Note: * The timer RC is not available on the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups. These bits are reserved and the function cannot be selected for these groups.

(c) Port 5 Peripheral Function Mapping Register 3 (PMCR53)

Address: H'FF0052

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P55MD[2:0]			—	P54MD[2:0]		
Value after reset:	0	1	0	0	0	1	0	0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P55MD[2:0]	P55 function select	000: Setting prohibited 001: $\overline{\text{IRQ5}}$ input 010: SCK3_2 input/output (SCI3_2) 011: SCK3_X input/output (SCI3_X) 100: SCK input/output* ³ (SSU) (initial value) 101: FTIOB1 input/output (timer RD_0) 110: $\overline{\text{TRDOI_1}}$ input/output (timer RD_1)* ² 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P54MD[2:0]	P54 function select	000: Setting prohibited 001: $\overline{\text{IRQ4}}$ input 010: $\overline{\text{TRDOI_0}}$ input (timer RD_0) 011: FTCl input (timer RC)* ¹ 100: SSO input/output* ³ (SSU) (initial value) 101: FTIOA1 input/output (timer RD_0) 110: TRAlO input/output (timer RA) 111: Setting prohibited	R/W

Notes: 1. The timer RC is not available on the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups. These bits are reserved and the function cannot be selected for these groups.

2. This function cannot be selected for the H8S/20103R and H8S/20115R Groups.

3. If the NMOS open-drain output is selected for the SCK output pin or the SSO output pin, use the PMC to allocate that pin from port 5.

(d) Port 5 Peripheral Function Mapping Register 4 (PMCR54)

Address: H'FF0053

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P57MD[2:0]			—	P56MD[2:0]		

Value after reset: 0 1 0 0 0 1 0 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P57MD[2:0]	P57 function select	000: Setting prohibited 001: $\overline{\text{IRQ7}}$ input 010: TXD_2 output (SCI3_2) 011: TXD_X output, TXDX/RXDX input/output* ³ (SCI3_X, SCIX) 100: SSI/SCL input/output* ¹ (SSU/IIC2) (initial value) 101: FTIOD1 input/output (timer RD_0) 110: $\overline{\text{ADTRG2}}$ input (AD_2)* ⁴ 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P56MD[2:0]	P56 function select	000: Setting prohibited 001: $\overline{\text{IRQ6}}$ input 010: RXD_2 input (SCI3_2) 011: RXD_X/RXDX input (SCI3_X, SCIX) 100: $\overline{\text{SCS/SDA}}$ input/output* ^{1*2} (SSU/IIC2) (initial value) 101: FTIOC1 input/output (timer RD_0) 110: $\overline{\text{ADTRG1}}$ input (AD_1) 111: Setting prohibited	R/W

- Notes: 1. When the IIC2/SSU is used as the IIC2 function, the SCL and SDA functions can be allocated only to the P56 and P57 pins because SCL and SDA require buffers dedicated for IIC input/output. When the IIC2/SSU is used for the SSU function except *², there is no restriction.
- The P56 and P57 pins have different characteristics from other pins. When these pins are used as the SCL and SDA pins for the IIC2, they provide NMOS open drain output. When the P56 and P57 pins are used for other output functions, they provide NMOS push-pull output and characteristics of the high level output is different from that of the CMOS output.
2. If the NMOS open-drain output is selected for the $\overline{\text{SCS}}$ output pin, use the PMC to allocate that pin from port 5.
 3. When a pin other than P37 is designated as the TXDX output, the pin is only capable of functioning as a CMOS output.
 4. This function cannot be selected for the H8S/20103R, H8S/20203R, H8S/20115R, and H8S/20215R Groups.

(5) Port 6

(a) Port 6 Peripheral Function Mapping Register 1 (PMCR61)

Address: H'FF0054

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P61MD[2:0]			—	P60MD[2:0]		
Value after reset:	0	1	0	1	0	1	0	1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P61MD[2:0]	P61 function select	000: Setting prohibited 001: $\overline{IRQ1}$ input 010: RXD input (SCI3) 011: FTIOB input/output (timer RC)* 100: TCLKB input (timer RG) 101: FTIOB0 input/output (timer RD_0) (initial value) 110: TRGB input (timer RB) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P60MD[2:0]	P60 function select	000: Setting prohibited 001: $\overline{IRQ0}$ input 010: SCK3 input/output (SCI3) 011: FTIOA input/output (timer RC)* 100: TCLKA input (timer RG) 101: FTIOA0 input/output (timer RD_0) (initial value) 110: TREO output (timer RE) 111: Setting prohibited	R/W

Note: * The timer RC is not available on the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups. These bits are reserved and the function cannot be selected for these groups.

(b) Port 6 Peripheral Function Mapping Register 2 (PMCR62)

Address: H'FF0055

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P63MD[2:0]			—	P62MD[2:0]		


Value after reset: 0 1 0 1 0 1 0 0 1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P63MD[2:0]	P63 function select	000: Setting prohibited 001: $\overline{\text{IRQ3}}$ input 010: $\overline{\text{TRCOI}}$ input (timer RC)* 011: FTIOD input/output (timer RC)* 100: TGIOB input/output (timer RG) 101: FTIOD0 input/output (timer RD_0) (initial value) 110: TRA0 output (timer RA) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P62MD[2:0]	P62 function select	000: Setting prohibited 001: $\overline{\text{IRQ2}}$ input 010: TXD output (SCI3) 011: FTIOC input/output (timer RC)* 100: TGIOA input/output (timer RG) 101: FTIOC0 input/output (timer RD_0) (initial value) 110: TRBO output (timer RB) 111: Setting prohibited	R/W

Note: * The timer RC is not available on the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups. These bits are reserved and the function cannot be selected for these groups.

(c) Port 6 Peripheral Function Mapping Register 3 (PMCR63)

Address: H'FF0056



Value after reset: 0 1 0 1 0 1 0 1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P65MD[2:0]	P65 function select	000: Setting prohibited 001: $\overline{\text{IRQ5}}$ input 010: SCK3_2 input/output (SCI3_2) 011: SCK3_X input/output (SCI3_X) 100: SSCK input/output* ³ (SSU) 101: FTIOB1 input/output (timer RD_0) (initial value) 110: $\overline{\text{TRDOI}_1}$ input (timer RD_1)* ² 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P64MD[2:0]	P64 function select	000: Setting prohibited 001: $\overline{\text{IRQ4}}$ input 010: $\overline{\text{TRDOI}_0}$ input (timer RD_0) 011: FTCL input (timer RC)* ¹ 100: SSO input/output* ³ (SSU) 101: FTIOA1 input/output (timer RD_0) (initial value) 110: TRAIO input/output (timer RA) 111: Setting prohibited	R/W

- Notes:
1. The timer RC is not available on the H8S/20203R, H8S/20223R, H8S/20215R, and H8S/20235R Groups. These bits are reserved and the function cannot be selected for these groups.
 2. This function cannot be selected for the H8S/20103R and H8S/20115R Groups.
 3. If the SSCK output pin or the SSO output pin is set, the NMOS open-drain output cannot be selected.

(d) Port 6 Peripheral Function Mapping Register 4 (PMCR64)

Address: H'FF0057

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P67MD[2:0]			—	P66MD[2:0]		
Value after reset:	0	1	0	1	0	1	0	1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P67MD[2:0]	P67 function select	000: Setting prohibited 001: $\overline{\text{IRQ}}7$ input 010: TXD_2 output (SCI3_2) 011: TXD_X output, TXDX/RXDX input/output* ³ (SCI3_X, SCIX) 100: SSI input/output* ¹ (SSU) 101: FTIOD1 input/output (timer RD_0) (initial value) 110: $\overline{\text{ADTRG}}2$ input (AD_2) * ¹ 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P66MD[2:0]	P66 function select	000: Setting prohibited 001: $\overline{\text{IRQ}}6$ input 010: RXD_2 input (SCI3_2) 011: RXD_X/RXDX input (SCI3_X, SCIX) 100: $\overline{\text{SCS}}$ input/output* ² (SSU) 101: FTIOC1 input/output (timer RD_0) (initial value) 110: $\overline{\text{ADTRG}}1$ input (AD_1) 111: Setting prohibited	R/W

Notes: 1. This function cannot be selected for the H8S/20103R, H8S/20203R, H8S/20115R, and H8S/20215R Groups.

2. If the $\overline{\text{SCS}}$ output pin of the SSU is set, the NMOS open-drain output cannot be selected.

3. When a pin other than P37 is designated as the TXDX output, the pin is only capable of functioning as a CMOS output.

9.1.3 Port Group 2 Peripheral Function Mapping Registers 1 to 4 (PMCRn1 to PMCRn4 (n = 4, 7, 8, 9, and A))

(1) Port 4

(a) Port 4 Peripheral Function Mapping Register 1 (PMCR41)

Address: H'FF004C

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P41MD[2:0]			—	P40MD[2:0]		

Value after reset: 0 0 1 0 0 0 1 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P41MD[2:0]	P41 function select	000: Setting prohibited 001: $\overline{\text{IRQ1}}$ input 010: No selectable peripheral-module functions (initial value) 011: No selectable peripheral-module functions 100: No selectable peripheral-module functions 101: FTIOB2 input/output (timer RD_1) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P40MD[2:0]	P40 function select	000: Setting prohibited 001: $\overline{\text{IRQ0}}$ input 010: No selectable peripheral-module functions (initial value) 011: No selectable peripheral-module functions 100: No selectable peripheral-module functions 101: FTIOA2 input/output (timer RD_1) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W

Note: PMCR41 is not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups.

(b) Port 4 Peripheral Function Mapping Register 2 (PMCR42)

Address: H'FF004D

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P43MD[2:0]			—	P42MD[2:0]		

Value after reset: 0 0 1 0 0 0 1 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P43MD[2:0]	P43 function select	000: Setting prohibited 001: $\overline{\text{IRQ3}}$ input 010: No selectable peripheral-module functions (initial value) 011: No selectable peripheral-module functions 100: TRAO output (timer RA) 101: FTIOD2 input/output (timer RD_1) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P42MD[2:0]	P42 function select	000: Setting prohibited 001: $\overline{\text{IRQ2}}$ input 010: No selectable peripheral-module functions (initial value) 011: No selectable peripheral-module functions 100: No selectable peripheral-module functions 101: FTIOC2 input/output (timer RD_1) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W

Note: PMCR42 is not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups.

(c) Port 4 Peripheral Function Mapping Register 3 (PMCR43)

Address: H'FF004E

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P45MD[2:0]			—	P44MD[2:0]		

Value after reset: 0 0 1 0 0 0 1 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P45MD[2:0]	P45 function select	000: Setting prohibited 001: $\overline{\text{IRQ5}}$ input 010: No selectable peripheral-module functions (initial value) 011: SCK3 input/output (SCI3) 100: TRAI0 input/output (timer RA) 101: FTIOB3 input/output (timer RD_1) 110: SCK3_X input/output (SCI3_X) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P44MD[2:0]	P44 function select	000: Setting prohibited 001: $\overline{\text{IRQ4}}$ input 010: No selectable peripheral-module functions (initial value) 011: No selectable peripheral-module functions 100: TRGB input (timer RB) 101: FTIOA3 input/output (timer RD_1) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W

Note: PMCR43 is not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups.

(d) Port 4 Peripheral Function Mapping Register 4 (PMCR44)

Address: H'FF004F

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P47MD[2:0]			—	P46MD[2:0]		
Value after reset:	0	0	1	0	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P47MD[2:0]	P47 function select	000: Setting prohibited 001: $\overline{\text{IRQ7}}$ input 010: No selectable peripheral-module functions (initial value) 011: TXD output (SCI3) 100: TREO output (timer RE) 101: FTIOD3 input/output (timer RD_1) 110: TXD_X output, TXDX/RXDX input/output* (SCI3_X, SCIX) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P46MD[2:0]	P46 function select	000: Setting prohibited 001: $\overline{\text{IRQ6}}$ input 010: No selectable peripheral-module functions (initial value) 011: RXD input (SCI3) 100: TRBO output (timer RB) 101: FTIOC3 input/output (timer RD_1) 110: RXD_X/RXDX input (SCI3_X, SCIX) 111: Setting prohibited	R/W

Note: PMCR44 is not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups.

* When a pin other than P37 is designated as the TXDX output, the pin is only capable of functioning as a CMOS output.

(2) Port 7

(a) Port 7 Peripheral Function Mapping Register 2 (PMCR72)

Address: H'FF0059

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P73MD[2:0]			—	P72MD[2:0]		
Value after reset:	0	0	1	1	0	0	1	1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P73MD[2:0]	P73 function select	000: Setting prohibited 001: $\overline{\text{IRQ3}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions (initial value) 100: TRAO output (timer RA) 101: FTIOD2 input/output (timer RD_1) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P72MD[2:0]	P72 function select	000: Setting prohibited 001: $\overline{\text{IRQ2}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions (initial value) 100: No selectable peripheral-module functions 101: FTIOC2 input/output (timer RD_1) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W

Note: PMCR72 is not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups.

(b) Port 7 Peripheral Function Mapping Register 3 (PMCR73)

Address: H'FF005A


Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P75MD[2:0]			—	P74MD[2:0]		
Value after reset:	0	0	0	0	0	0	1	1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P75MD[2:0]	P75 function select	000: No selectable peripheral-module functions (initial value) 001: $\overline{\text{IRQ5}}$ input 010: No selectable peripheral-module functions 011: SCK3 input/output (SCI3) 100: TRAI0 input/output (timer RA) 101: FTIOB3 input/output (timer RD_1) 110: SCK3_X input/output (SCI3_X) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P74MD[2:0]	P74 function select	000: Setting prohibited 001: $\overline{\text{IRQ4}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions (initial value) 100: TRGB input (timer RB) 101: FTIOA3 input/output (timer RD_1) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W

Note: PMCR73 is not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups.

(c) Port 7 Peripheral Function Mapping Register 4 (PMCR74)

Address: H'FF005B



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P77MD[2:0]	P77 function select	000: No selectable peripheral-module functions (initial value) 001: $\overline{\text{IRQ}}_7$ input 010: No selectable peripheral-module functions 011: TXD output (SCI3) 100: TREO output (timer RE) 101: FTIOD3 input/output (timer RD_1) 110: TXD_X output, TXDX/RXDX input/output* (SCI3_X, SCIX) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P76MD[2:0]	P76 function select	000: No selectable peripheral-module functions (initial value) 001: $\overline{\text{IRQ}}_6$ input 010: No selectable peripheral-module functions 011: RXD input (SCI3) 100: TRBO output (timer RB) 101: FTIOC3 input/output (timer RD_1) 110: RXD_X/RXDX input (SCI3_X, SCIX) 111: Setting prohibited	R/W

Note: PMCR73 is not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups.

* When a pin other than P37 is designated as the TXDX output, the pin is only capable of functioning as a CMOS output.

(3) Port 8**(a) Port 8 Peripheral Function Mapping Register 1 (PMCR81)**

Address: H'FF005C

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P81MD[2:0]			—	P80MD[2:0]		
Value after reset:	0	1	0	0	0	1	0	0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P81MD[2:0]	P81 function select	000: Setting prohibited 001: $\overline{\text{IRQ1}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions 100: No selectable peripheral-module functions (initial value) 101: FTIOB2 input/output (timer RD_1) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P80MD[2:0]	P80 function select	000: Setting prohibited 001: $\overline{\text{IRQ0}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions 100: No selectable peripheral-module functions (initial value) 101: FTIOA2 input/output (timer RD_1) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W

Note: PMCR81 is not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups.

(b) Port 8 Peripheral Function Mapping Register 2 (PMCR82)

Address: H'FF005D

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P83MD[2:0]			—	P82MD[2:0]		

Value after reset: 0 1 0 0 0 1 0 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P83MD[2:0]	P83 function select	000: Setting prohibited 001: $\overline{\text{IRQ3}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions 100: TRAO output (timer RA) (initial value) 101: FTIOD2 input/output (timer RD_1) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P82MD[2:0]	P82 function select	000: Setting prohibited 001: $\overline{\text{IRQ2}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions 100: No selectable peripheral-module functions (initial value) 101: FTIOC2 input/output (timer RD_1) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W

Note: PMCR82 is not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups.

(c) Port 8 Peripheral Function Mapping Register 3 (PMCR83)

Address: H'FF005E

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P85MD[2:0]			—	P84MD[2:0]		

Value after reset: 0 1 0 0 0 1 0 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P85MD[2:0]	P85 function select	000: Setting prohibited 001: $\overline{\text{IRQ5}}$ input 010: No selectable peripheral-module functions 011: SCK3 input/output (SCI3) 100: TRAI0 input/output (timer RA) (initial value) 101: FTIOB3 input/output (timer RD_1) 110: SCK3_X input/output (SCI3_X) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P84MD[2:0]	P84 function select	000: Setting prohibited 001: $\overline{\text{IRQ4}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions 100: TRGB input (timer RB) (initial value) 101: FTIOA3 input/output (timer RD_1) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W

Note: P84 is not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups. The P84MD[2:0] bits are reserved. The initial value is B'100. Write B'100 to these bits for writing.

(d) Port 8 Peripheral Function Mapping Register 4 (PMCR84)

Address: H'FF005F

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P87MD[2:0]			—	P86MD[2:0]		

Value after reset: 0 1 0 0 0 1 0 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P87MD[2:0]	P87 function select	000: Setting prohibited 001: $\overline{\text{IRQ}}_7$ input 010: No selectable peripheral-module functions 011: TXD output (SCI3) 100: TREO output (timer RE) (initial value) 101: FTIOD3 input/output (timer RD_1)* ¹ 110: TXD_X output, TXDX/RXDX input/output* ² (SCI3_X, SCIX) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P86MD[2:0]	P86 function select	000: Setting prohibited 001: $\overline{\text{IRQ}}_6$ input 010: No selectable peripheral-module functions 011: RXD input (SCI3) 100: TRBO output (timer RB) (initial value) 101: FTIOC3 input/output (timer RD_1)* ¹ 110: RXD_X/RXDX input (SCI3_X, SCIX) 111: Setting prohibited	R/W

- Notes: 1. This function cannot be selected for the H8S/20103R and H8S/20115R Groups.
2. When a pin other than P37 is designated as the TXDX output, the pin is only capable of functioning as a CMOS output.

(4) Port 9**(a) Port 9 Peripheral Function Mapping Register 1 (PMCR91)**

Address: H'FF0060

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P91MD[2:0]			—	P90MD[2:0]		
Value after reset:	0	1	0	1	0	1	0	1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P91MD[2:0]	P91 function select	000: Setting prohibited 001: $\overline{\text{IRQ1}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions 100: No selectable peripheral-module functions 101: FTIOB2 input/output (timer RD_1) (initial value) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P90MD[2:0]	P90 function select	000: Setting prohibited 001: $\overline{\text{IRQ0}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions 100: No selectable peripheral-module functions 101: FTIOA2 input/output (timer RD_1) (initial value) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W

Note: PMCR91 is not available on the H8S/20103R and H8S/20115R Groups.

(b) Port 9 Peripheral Function Mapping Register 2 (PMCR92)

Address: H'FF0061

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P93MD[2:0]			—	P92MD[2:0]		

Value after reset: 0 1 0 1 0 1 0 1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P93MD[2:0]	P93 function select	000: Setting prohibited 001: $\overline{\text{IRQ3}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions 100: TRAO output (timer RA) 101: FTIOD2 input/output (timer RD_1) (initial value) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P92MD[2:0]	P92 function select	000: Setting prohibited 001: $\overline{\text{IRQ2}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions 100: No selectable peripheral-module functions 101: FTIOC2 input/output (timer RD_1) (initial value) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W

Note: PMCR92 is not available on the H8S/20103R and H8S/20115R Groups.

(c) Port 9 Peripheral Function Mapping Register 3 (PMCR93)

Address: H'FF0062

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	P95MD[2:0]			—	P94MD[2:0]		


Value after reset: 0 1 0 1 0 1 0 0 1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P95MD[2:0]	P95 function select	000: Setting prohibited 001: $\overline{\text{IRQ5}}$ input 010: No selectable peripheral-module functions 011: SCK3 input/output (SCI3) 100: TRAI0 input/output (timer RA) 101: FTIOB3 input/output (timer RD_1) (initial value) 110: SCK3_X input/output (SCI3_X) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P94MD[2:0]	P94 function select	000: Setting prohibited 001: $\overline{\text{IRQ4}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions 100: TRGB input (timer RB) 101: FTIOA3 input/output (timer RD_1) (initial value) 110: No selectable peripheral-module functions 111: Setting prohibited	R/W

Note: PMCR93 is not available on the H8S/20103R and H8S/20115R Groups.

(d) Port 9 Peripheral Function Mapping Register 4 (PMCR94)

Address: H'FF0063



Value after reset: 0 1 0 1 0 1 0 1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	P97MD[2:0]	P97 function select	000: Setting prohibited 001: $\overline{\text{IRQ}}_7$ input 010: No selectable peripheral-module functions 011: TXD output (SCI3) 100: TREO output (timer RE) 101: FTIOD3 input/output (timer RD_1) (initial value) 110: TXD_X output, TXDX/RXDX input/output* (SCI3_X, SCIX) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	P96MD[2:0]	P96 function select	000: Setting prohibited 001: $\overline{\text{IRQ}}_6$ input 010: No selectable peripheral-module functions 011: RXD input (SCI3) 100: TRBO output (timer RB) 101: FTIOC3 input/output (timer RD_1) (initial value) 110: RXD_X/RXDX input (SCI3_X, SCIX) 111: Setting prohibited	R/W

Notes: PMCR94 is not available on the H8S/20103R and H8S/20115R Groups.

- * When a pin other than P37 is designated as the TXDX output, the pin is only capable of functioning as a CMOS output.

(5) Port A**(a) Port A Peripheral Function Mapping Register 3 (PM CRA3)**

Address: H'FF0066

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	PA5MD[2:0]			—	PA4MD[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	PA5MD[2:0]	PA5 function select	000: No function selected (initial value) 001: $\overline{\text{IRQ5}}$ input 010: No selectable peripheral-module functions 011: SCK3 input/output (SCI3) 100: TRAIO input/output (timer RA) 101: FTIOB3 input/output (timer RD_1)* 110: SCK3_X input/output (SCI3_X) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	PA4MD[2:0]	PA4 function select	000: No function selected (initial value) 001: $\overline{\text{IRQ4}}$ input 010: No selectable peripheral-module functions 011: No selectable peripheral-module functions 100: TRGB input (timer RB) 101: FTIOA3 input/output (timer RD_1)* 110: No selectable peripheral-module functions 111: Setting prohibited	R/W

Notes: PM CRA3 is not available on the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups.

* This function cannot be selected for the H8S/20103R and H8S/20115R Groups.

(b) Port A Peripheral Function Mapping Register 4 (PMCRA4)

Address: H'FF0067

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	PA7MD[2:0]			—	PA6MD[2:0]		

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
6 to 4	PA7MD[2:0]	PA7 function select	000: No function selected (initial value) 001: $\overline{\text{IRQ}}_7$ input 010: No selectable peripheral-module functions 011: TXD output (SCI3) 100: TREO output (timer RE) 101: FTIOD3 input/output (timer RD_1)* ¹ 110: TXD_X output, TXDX/RXDX input/output* ² (SCI3_X, SCIX) 111: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should always be 0.	—
2 to 0	PA6MD[2:0]	PA6 function select	000: No function selected (initial value) 001: $\overline{\text{IRQ}}_6$ input 010: No selectable peripheral-module functions 011: RXD input (SCI3) 100: TRBO output (timer RB) 101: FTIOC3 input/output (timer RD_1)* ¹ 110: RXD_X/RXDX input (SCI3_X, SCIX) 111: Setting prohibited	R/W

Notes: PMCRA4 is not available on the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups.

1. This function cannot be selected for the H8S/20103R and H8S/20115R Groups.
2. When a pin other than P37 is designated as the TXDX output, the pin is only capable of functioning as a CMOS output.

9.2 Usage Notes

9.2.1 Procedures for Setting Multiplexed Port Functions

Use the following procedures to set a function for a multiplexed port.

1. Clear the relevant port mode register (PMR) bit to 0 to select the general input function.
2. Set PMCWPR to enable writing to the relevant peripheral function mapping register (PMCR).
3. Select a function using the peripheral function mapping register (PMCR).
4. Set the PMCRWE bit in PMCWPR to 0 to disable writing to PMCR.
5. Set the PMR bit to 1 as necessary to activate the selected multiplexed function.

9.2.2 Notes on Setting PMC Registers

1. A function of a multiplexed port should be set when the relevant PMR bit is 0. If a function is set when PMR is 1, an unintended edge may be input for the input function or unintended pulses may be output for the output function.
2. Only the functions that can be selected by PMCR should be set. If the other functions are set, operation cannot be guaranteed.
3. The same function must not be assigned to multiple pins by the PMC.
4. Port A also has an analog input function for the A/D converter. When port A is used as analog input, the relevant bit in PMRA should be set to 0 to select general I/O.

Section 10 I/O Ports

Numbers of general I/O pins are as follows: fifty-five pins on products of the H8S/20103R and H8S/20115R Groups, sixty-nine pins on products of the H8S/20223R, H8S/20203R, H8S/20215R, and H8S/20235R Groups, and eighty-eight pins on products of the H8S/20323R and H8S/20335R Groups. The general I/O ports are divided into three groups: the digital I/O ports that can also be used as I/O pins of the on-chip peripheral modules or external interrupt input pins, the ports that can also be used as analog input ports, and the ports that can also be used as external oscillation pins. Although all the ports are set as general input ports immediately after a reset, the pin functions can be selected by setting the appropriate register.

Pin functions of the digital I/O ports are selected by the peripheral function mapping controller (PMC). For details, see section 9, Peripheral I/O Mapping Controller. All pins of general I/O ports can be set as high-power ports. For the permissible total output current, see section 31, Electrical Characteristics.

10.1 Port 1

Figure 10.1 shows the pin configuration of port 1.




Figure 10.1 Port 1 Pin Configuration

Port 1 has the following registers.

- Port mode register 1 (PMR1)
- Port control register 1 (PCR1)
- Port data register 1 (PDR1)
- Port pull-up control register 1 (PUCR1)
- Port drive control register 1 (PDVR1)

10.1.1 Port Mode Register 1 (PMR1)

Address: H'FF0000

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PMR17	PMR16	PMR15	PMR14	PMR13	PMR12	PMR11	PMR10

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PMR17	Port 17 mode	0: General I/O port	R/W
6	PMR16	Port 16 mode	1: The function selected by the peripheral I/O mapping controller (PMC).	R/W
5	PMR15	Port 15 mode	PMR1 is a register that selects the function of the multiplexed pins: general I/O function or the function selected by the PMC.	R/W
4	PMR14	Port 14 mode		R/W
3	PMR13	Port 13 mode	In the H8S/20103R and H8S/20115R Groups, bits PMR14 and PMR10 are reserved. Only 0 should be written to these bits.	R/W
2	PMR12	Port 12 mode		R/W
1	PMR11	Port 11 mode		R/W
0	PMR10	Port 10 mode		R/W

10.1.2 Port Control Register 1 (PCR1)

Address: H'FFFFFF0

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PCR17	PCR16	PCR15	PCR14	PCR13	PCR12	PCR11	PCR10

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PCR17	Port 17 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.	R/W
6	PCR16	Port 16 control		R/W
5	PCR15	Port 15 control	1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port.	R/W
4	PCR14	Port 14 control		R/W
3	PCR13	Port 13 control	When the corresponding pin is designated in PMR1 as a general I/O pin, setting a PCR bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.	R/W
2	PCR12	Port 12 control		R/W
1	PCR11	Port 11 control		R/W
0	PCR10	Port 10 control	In the H8S/20103R and H8S/20115R Groups, bits PCR14 and PCR10 are reserved. Only 0 should be written to these bits.	R/W

- PCR17 bit to PCR10 bit (port 17 to 10 control)

When the corresponding pin is designated in PMR1 as a general I/O pin, setting a PCR1 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.

10.1.3 Port Data Register 1 (PDR1)

Address: H'FFFFE0

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDR17	PDR16	PDR15	PDR14	PDR13	PDR12	PDR11	PDR10

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDR17	Port 17 data	0: Low level	R/W
6	PDR16	Port 16 data	1: High level	R/W
5	PDR15	Port 15 data	PDR1 is a register that stores output data for port 1 pins. When PCR1 bits are set to 1, the values stored in PDR1 are output.	R/W
4	PDR14	Port 14 data		R/W
3	PDR13	Port 13 data	When PDR1 is read while PCR1 bits are set to 1, the values stored in PDR1 are read. If PDR1 is read while PCR1 bits are cleared to 0, the pin states are read regardless of the value stored in PDR1.	R/W
2	PDR12	Port 12 data		R/W
1	PDR11	Port 11 data		R/W
0	PDR10	Port 10 data	In the H8S/20103R and H8S/20115R Groups, bits PDR14 and PDR10 are reserved. Only 0 should be written to these bits.	R/W

10.1.4 Port Pull-Up Control Register 1 (PUCR1)

Address: H'FF0010

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PUCR17	PUCR16	PUCR15	PUCR14	PUCR13	PUCR12	PUCR11	PUCR10

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PUCR17	Port 17 pull-up control	0: The pull-up MOS of corresponding pin is disabled.	R/W
6	PUCR16	Port 16 pull-up control	1: The pull-up MOS of corresponding pin is enabled.	R/W
5	PUCR15	Port 15 pull-up control	This function is valid only for the pin set as general input, and for the input pin with a multiplexed function.	R/W
4	PUCR14	Port 14 pull-up control	In the H8S/20103R and H8S/20115R Groups, bits PUCR14 and PUCR10 are reserved. Only 0 should be written to these bits.	R/W
3	PUCR13	Port 13 pull-up control		R/W
2	PUCR12	Port 12 pull-up control		R/W
1	PUCR11	Port 11 pull-up control		R/W
0	PUCR10	Port 10 pull-up control		R/W

- PUCR17 bit to PUCR10 bit (port 17 to 10 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

10.1.5 Port Drive Control Register 1 (PDVR1)

Address: H'FF0030

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDVR17	PDVR16	PDVR15	PDVR14	PDVR13	PDVR12	PDVR11	PDVR10

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDVR17	Port 17 drive control	0: Normal output 1: High-current drive output	R/W
6	PDVR16	Port 16 drive control	PDVR1 is a register that controls drive capability of the output pins in a bit unit.	R/W
5	PDVR15	Port 15 drive control	In the H8S/20103R and H8S/20115R Groups, bits PDVR14 and PDVR10 are reserved. Only 0 should be written to these bits.	R/W
4	PDVR14	Port 14 drive control		R/W
3	PDVR13	Port 13 drive control		R/W
2	PDVR12	Port 12 drive control		R/W
1	PDVR11	Port 11 drive control		R/W
0	PDVR10	Port 10 drive control		R/W

10.2 Port 2

Figure 10.2 shows the pin configuration of port 2.




Figure 10.2 Port 2 Pin Configuration

Port 2 has the following registers.

- Port mode register 2 (PMR2)
- Port control register 2 (PCR2)
- Port data register 2 (PDR2)
- Port pull-up control register 2 (PUCR2)
- Port drive control register 2 (PDVR2)

10.2.1 Port Mode Register 2 (PMR2)

Address: H'FF0001

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PMR27	PMR26	PMR25	PMR24	PMR23	PMR22	PMR21	PMR20

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PMR27	Port 27 mode	0: General I/O port	R/W
6	PMR26	Port 26 mode	1: The function selected by the peripheral function mapping controller (PMC).	R/W
5	PMR25	Port 25 mode		R/W
4	PMR24	Port 24 mode	PMR2 is a register that selects the function of the multiplexed pins: general I/O function or the function selected by the PMC.	R/W
3	PMR23	Port 23 mode		R/W
2	PMR22	Port 22 mode		R/W
1	PMR21	Port 21 mode		R/W
0	PMR20	Port 20 mode		R/W

10.2.2 Port Control Register 2 (PCR2)

Address: H'FFFFF1

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PCR27	PCR26	PCR25	PCR24	PCR23	PCR22	PCR21	PCR20

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PCR27	Port 27 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.	R/W
6	PCR26	Port 26 control		R/W
5	PCR25	Port 25 control	1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port.	R/W
4	PCR24	Port 24 control		R/W
3	PCR23	Port 23 control	PCR2 is a register that selects inputs/outputs in bit units for pins to be used as general I/O ports of port 2.	R/W
2	PCR22	Port 22 control		R/W
1	PCR21	Port 21 control		R/W
0	PCR20	Port 20 control		R/W

- PCR27 bit to PCR20 bit (port 27 to 20 control)

When the corresponding pin is designated in PMR2 as a general I/O pin, setting a PCR2 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.

10.2.3 Port Data Register 2 (PDR2)

Address: H'FFFFE1

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDR27	PDR26	PDR25	PDR24	PDR23	PDR22	PDR21	PDR20

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDR27	Port 27 data	0: Low level	R/W
6	PDR26	Port 26 data	1: High level	R/W
5	PDR25	Port 25 data	PDR2 is a register that stores output data for port 2 pins. When PCR2 bits are set to 1, the values stored in PDR2 are output.	R/W
4	PDR24	Port 24 data		R/W
3	PDR23	Port 23 data	When PDR2 is read while PCR2 bits are set to 1, the values stored in PDR2 are read. If PDR2 is read while PCR2 bits are cleared to 0, the pin states are read regardless of the value stored in PDR2.	R/W
2	PDR22	Port 22 data		R/W
1	PDR21	Port 21 data		R/W
0	PDR20	Port 20 data		R/W

10.2.4 Port Pull-Up Control Register 2 (PUCR2)

Address: H'FF0011

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PUCR27	PUCR26	PUCR25	PUCR24	PUCR23	PUCR22	PUCR21	PUCR20

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PUCR27	Port 27 pull-up control	0: The pull-up MOS of corresponding pin is disabled.	R/W
6	PUCR26	Port 26 pull-up control	1: The pull-up MOS of corresponding pin is enabled.	R/W
5	PUCR25	Port 25 pull-up control	PUCR2 is a register that controls the pull-up MOS in bit units of the pins set as the input ports.	R/W
4	PUCR24	Port 24 pull-up control		R/W
3	PUCR23	Port 23 pull-up control		R/W
2	PUCR22	Port 22 pull-up control		R/W
1	PUCR21	Port 21 pull-up control		R/W
0	PUCR20	Port 20 pull-up control		R/W

- PUCR27 bit to PUCR20 bit (port 27 to 20 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

10.2.5 Port Drive Control Register 2 (PDVR2)

Address: H'FF0031

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDVR27	PDVR26	PDVR25	PDVR24	PDVR23	PDVR22	PDVR21	PDVR20

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDVR27	Port 27 drive control	0: Normal output 1: High-current drive output	R/W
6	PDVR26	Port 26 drive control	PDVR2 is a register that controls drive capability of the output pins in a bit unit.	R/W
5	PDVR25	Port 25 drive control		R/W
4	PDVR24	Port 24 drive control		R/W
3	PDVR23	Port 23 drive control		R/W
2	PDVR22	Port 22 drive control		R/W
1	PDVR21	Port 21 drive control		R/W
0	PDVR20	Port 20 drive control		R/W

10.3 Port 3

Figure 10.3 shows the pin configuration of port 3.




Figure 10.3 Port 3 Pin Configuration

Port 3 has the following registers.

- Port mode register 3 (PMR3)
- Port control register 3 (PCR3)
- Port data register 3 (PDR3)
- Port pull-up control register 3 (PUCR3)
- Port drive control register 3 (PDVR3)

10.3.1 Port Mode Register 3 (PMR3)

Address: H'FF0002

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PMR37	PMR36	PMR35	PMR34	PMR33	PMR32	PMR31	PMR30

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PMR37	Port 37 mode	0: General I/O port	R/W
6	PMR36	Port 36 mode	1: The function selected by the peripheral function mapping controller (PMC).	R/W
5	PMR35	Port 35 mode		R/W
4	PMR34	Port 34 mode	PMR3 is a register that selects the function of the multiplexed pins: general I/O function or the function selected by the PMC.	R/W
3	PMR33	Port 33 mode		R/W
2	PMR32	Port 32 mode		R/W
1	PMR31	Port 31 mode		R/W
0	PMR30	Port 30 mode		R/W

10.3.2 Port Control Register 3 (PCR3)

Address: H'FFFFF2

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PCR37	PCR36	PCR35	PCR34	PCR33	PCR32	PCR31	PCR30

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PCR37	Port 37 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.	R/W
6	PCR36	Port 36 control		R/W
5	PCR35	Port 35 control	1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port.	R/W
4	PCR34	Port 34 control		R/W
3	PCR33	Port 33 control	PCR3 is a register that selects inputs/outputs in bit units for pins to be used as general I/O ports of port 3.	R/W
2	PCR32	Port 32 control		R/W
1	PCR31	Port 31 control		R/W
0	PCR30	Port 30 control		R/W

- PCR37 bit to PCR30 bit (port 37 to 30 control)

When the corresponding pin is designated in PMR3 as a general I/O pin, setting a PCR3 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.

10.3.3 Port Data Register 3 (PDR3)

Address: H'FFFFE2

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDR37	PDR36	PDR35	PDR34	PDR33	PDR32	PDR31	PDR30

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDR37	Port 37 data	0: Low level	R/W
6	PDR36	Port 36 data	1: High level	R/W
5	PDR35	Port 35 data	PDR3 is a register that stores output data for port 3 pins. When PCR3 bits are set to 1, the values stored in PDR3 are output.	R/W
4	PDR34	Port 34 data		R/W
3	PDR33	Port 33 data	When PDR3 is read while PCR3 bits are set to 1, the values stored in PDR3 are read. If PDR3 is read while PCR3 bits are cleared to 0, the pin states are read regardless of the value stored in PDR3.	R/W
2	PDR32	Port 32 data		R/W
1	PDR31	Port 31 data		R/W
0	PDR30	Port 30 data		R/W

10.3.4 Port Pull-Up Control Register 3 (PUCR3)

Address: H'FF0012

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PUCR37	PUCR36	PUCR35	PUCR34	PUCR33	PUCR32	PUCR31	PUCR30

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PUCR37	Port 37 pull-up control	0: The pull-up MOS of corresponding pin is disabled.	R/W
6	PUCR36	Port 36 pull-up control	1: The pull-up MOS of corresponding pin is enabled.	R/W
5	PUCR35	Port 35 pull-up control	PUCR3 is a register that controls the pull-up MOS in bit units of the pins set as the input ports.	R/W
4	PUCR34	Port 34 pull-up control		R/W
3	PUCR33	Port 33 pull-up control		R/W
2	PUCR32	Port 32 pull-up control		R/W
1	PUCR31	Port 31 pull-up control		R/W
0	PUCR30	Port 30 pull-up control		R/W

- PUCR37 bit to PUCR30 bit (port 37 to 30 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

10.3.5 Port Drive Control Register 3 (PDVR3)

Address: H'FF0032

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDVR37	PDVR36	PDVR35	PDVR34	PDVR33	PDVR32	PDVR31	PDVR30

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDVR37	Port 37 drive control	0: Normal output 1: High-current drive output	R/W
6	PDVR36	Port 36 drive control	PDVR3 is a register that controls drive capability of the output pins in a bit unit.	R/W
5	PDVR35	Port 35 drive control		R/W
4	PDVR34	Port 34 drive control		R/W
3	PDVR33	Port 33 drive control		R/W
2	PDVR32	Port 32 drive control		R/W
1	PDVR31	Port 31 drive control		R/W
0	PDVR30	Port 30 drive control		R/W

10.4 Port 4

Figure 10.4 shows the pin configuration of port 4. Port 4 is not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups.




Figure 10.4 Port 4 Pin Configuration

Port 4 has the following registers.

- Port mode register 4 (PMR4)
- Port control register 4 (PCR4)
- Port data register 4 (PDR4)
- Port pull-up control register 4 (PUCR4)
- Port drive control register 4 (PDVR4)

10.4.1 Port Mode Register 4 (PMR4)

Address: H'FF0003

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PMR47	PMR46	PMR45	PMR44	PMR43	PMR42	PMR41	PMR40

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PMR47	Port 47 mode	0: General I/O port	R/W
6	PMR46	Port 46 mode	1: The function selected by the peripheral function mapping controller (PMC).	R/W
5	PMR45	Port 45 mode		R/W
4	PMR44	Port 44 mode	PMR4 is a register that selects the function of the multiplexed pins: general I/O function or the function selected by the PMC.	R/W
3	PMR43	Port 43 mode		R/W
2	PMR42	Port 42 mode		R/W
1	PMR41	Port 41 mode		R/W
0	PMR40	Port 40 mode		R/W

10.4.2 Port Control Register 4 (PCR4)

Address: H'FFFFF3

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PCR47	PCR46	PCR45	PCR44	PCR43	PCR42	PCR41	PCR40

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PCR47	Port 47 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.	R/W
6	PCR46	Port 46 control		R/W
5	PCR45	Port 45 control	1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port.	R/W
4	PCR44	Port 44 control		R/W
3	PCR43	Port 43 control	PCR4 is a register that selects inputs/outputs in bit units for pins to be used as general I/O ports of port 4.	R/W
2	PCR42	Port 42 control		R/W
1	PCR41	Port 41 control		R/W
0	PCR40	Port 40 control		R/W

- PCR47 bit to PCR40 bit (port 47 to 40 control)

When the corresponding pin is designated in PMR4 as a general I/O pin, setting a PCR4 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.

10.4.3 Port Data Register 4 (PDR4)

Address: H'FFFFE3

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDR47	PDR46	PDR45	PDR44	PDR43	PDR42	PDR41	PDR40

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDR47	Port 47 data	0: Low level	R/W
6	PDR46	Port 46 data	1: High level	R/W
5	PDR45	Port 45 data	PDR4 is a register that stores output data for port 4 pins. When PCR4 bits are set to 1, the values stored in PDR4 are output.	R/W
4	PDR44	Port 44 data		R/W
3	PDR43	Port 43 data	When PDR4 is read while PCR4 bits are set to 1, the values stored in PDR4 are read. If PDR4 is read while PCR4 bits are cleared to 0, the pin states are read regardless of the value stored in PDR4.	R/W
2	PDR42	Port 42 data		R/W
1	PDR41	Port 41 data		R/W
0	PDR40	Port 40 data		R/W

10.4.4 Port Pull-Up Control Register 4 (PUCR4)

Address: H'FF0013

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PUCR47	PUCR46	PUCR45	PUCR44	PUCR43	PUCR42	PUCR41	PUCR40

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PUCR47	Port 47 pull-up control	0: The pull-up MOS of corresponding pin is disabled.	R/W
6	PUCR46	Port 46 pull-up control	1: The pull-up MOS of corresponding pin is enabled.	R/W
5	PUCR45	Port 45 pull-up control	PUCR4 is a register that controls the pull-up MOS in bit units of the pins set as the input ports.	R/W
4	PUCR44	Port 44 pull-up control		R/W
3	PUCR43	Port 43 pull-up control		R/W
2	PUCR42	Port 42 pull-up control		R/W
1	PUCR41	Port 41 pull-up control		R/W
0	PUCR40	Port 40 pull-up control		R/W

- PUCR47 bit to PUCR40 bit (port 47 to 40 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

10.4.5 Port Drive Control Register 4 (PDVR4)

Address: H'FF0033

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDVR47	PDVR46	PDVR45	PDVR44	PDVR43	PDVR42	PDVR41	PDVR40

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDVR47	Port 47 drive control	0: Normal output 1: High-current drive output	R/W
6	PDVR46	Port 46 drive control	PDVR4 is a register that controls drive capability of the output pins in a bit unit.	R/W
5	PDVR45	Port 45 drive control		R/W
4	PDVR44	Port 44 drive control		R/W
3	PDVR43	Port 43 drive control		R/W
2	PDVR42	Port 42 drive control		R/W
1	PDVR41	Port 41 drive control		R/W
0	PDVR40	Port 40 drive control		R/W

10.5 Port 5

Figure 10.5 shows the pin configuration of port 5.




Figure 10.5 Port 5 Pin Configuration

Port 5 has the following registers.

- Port mode register 5 (PMR5)
- Port control register 5 (PCR5)
- Port data register 5 (PDR5)
- Port pull-up control register 5 (PUCR5)
- Port drive control register 5 (PDVR5)

10.5.1 Port Mode Register 5 (PMR5)

Address: H'FF0004

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PMR57	PMR56	PMR55	PMR54	PMR53	PMR52	PMR51	PMR50

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PMR57	Port 57 mode	0: General I/O port	R/W
6	PMR56	Port 56 mode	1: The function selected by the peripheral function mapping controller (PMC).	R/W
5	PMR55	Port 55 mode		R/W
4	PMR54	Port 54 mode	PMR5 is a register that selects the function of the multiplexed pins: general I/O function or the function selected by the PMC.	R/W
3	PMR53	Port 53 mode		R/W
2	PMR52	Port 52 mode		R/W
1	PMR51	Port 51 mode		R/W
0	PMR50	Port 50 mode		R/W

10.5.2 Port Control Register 5 (PCR5)

Address: H'FFFFF4

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PCR57	PCR56	PCR55	PCR54	PCR53	PCR52	PCR51	PCR50

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PCR57	Port 57 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.	R/W
6	PCR56	Port 56 control		R/W
5	PCR55	Port 55 control	1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port.	R/W
4	PCR54	Port 54 control		R/W
3	PCR53	Port 53 control	PCR5 is a register that selects inputs/outputs in bit units for pins to be used as general I/O ports of port 5.	R/W
2	PCR52	Port 52 control		R/W
1	PCR51	Port 51 control		R/W
0	PCR50	Port 50 control		R/W

- PCR57 bit to PCR50 bit (port 57 to 50 control)

When the corresponding pin is designated in PMR5 as a general I/O pin, setting a PCR5 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.

10.5.3 Port Data Register 5 (PDR5)

Address: H'FFFFE4

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDR57	PDR56	PDR55	PDR54	PDR53	PDR52	PDR51	PDR50

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDR57	Port 57 data	0: Low level	R/W
6	PDR56	Port 56 data	1: High level	R/W
5	PDR55	Port 55 data	PDR5 is a register that stores output data for port 5 pins. When PCR5 bits are set to 1, the values stored in PDR5 are output.	R/W
4	PDR54	Port 54 data		R/W
3	PDR53	Port 53 data	When PDR5 is read while PCR5 bits are set to 1, the values stored in PDR5 are read. If PDR5 is read while PCR5 bits are cleared to 0, the pin states are read regardless of the value stored in PDR5.	R/W
2	PDR52	Port 52 data		R/W
1	PDR51	Port 51 data		R/W
0	PDR50	Port 50 data		R/W

10.5.4 Port Pull-Up Control Register 5 (PUCR5)

Address: H'FF0014

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	PUCR55	PUCR54	PUCR53	PUCR52	PUCR51	PUCR50
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	These bits are read as 0. The write value should be 0.	—
6	—	Reserved		—
5	PUCR55	Port 55 pull-up control	0: The pull-up MOS of corresponding pin is disabled.	R/W
4	PUCR54	Port 54 pull-up control	1: The pull-up MOS of corresponding pin is enabled.	R/W
3	PUCR53	Port 53 pull-up control	PUCR5 is a register that controls the pull-up MOS in bit units of the pins set as the input ports.	R/W
2	PUCR52	Port 52 pull-up control		R/W
1	PUCR51	Port 51 pull-up control		R/W
0	PUCR50	Port 50 pull-up control		R/W

- PUCR55 bit to PUCR50 bit (port 55 to 50 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

10.5.5 Port Drive Control Register 5 (PDVR5)

Address: H'FF0034

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	PDVR55	PDVR54	PDVR53	PDVR52	PDVR51	PDVR50
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is read as 0. The write value should be 0.	—
6	—	Reserved		—
5	PDVR55	Port 55 drive control	0: Normal output 1: High-current drive output	R/W
4	PDVR54	Port 54 drive control	PDVR5 is a register that controls drive capability of the output pins in a bit unit.	R/W
3	PDVR53	Port 53 drive control	When pins P56 and P57 are set as general output pins, they function as NMOS push-pull outputs and their driving ability is thus not selectable. That is, the only available driving ability is that of a normal output.	R/W
2	PDVR52	Port 52 drive control		R/W
1	PDVR51	Port 51 drive control		R/W
0	PDVR50	Port 50 drive control		R/W

Note: When pins P56 and P57 are set as general output, they function as NMOS push-pull output, and have characteristics different from those of other CMOS outputs. When set as SDA and SCL of IIC2, they function as NMOS open-drain output. For details, see section 31, Electrical Characteristics.

10.6 Port 6

Figure 10.6 shows the pin configuration of port 6.




Figure 10.6 Port 6 Pin Configuration

Port 6 has the following registers.

- Port mode register 6 (PMR6)
- Port control register 6 (PCR6)
- Port data register 6 (PDR6)
- Port pull-up control register 6 (PUCR6)
- Port drive control register 6 (PDVR6)

10.6.1 Port Mode Register 6 (PMR6)

Address: H'FF0005

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PMR67	PMR66	PMR65	PMR64	PMR63	PMR62	PMR61	PMR60

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PMR67	Port 67 mode	0: General I/O port	R/W
6	PMR66	Port 66 mode	1: The function selected by the peripheral function mapping controller (PMC).	R/W
5	PMR65	Port 65 mode		R/W
4	PMR64	Port 64 mode	PMR6 is a register that selects the function of the multiplexed pins: general I/O function or the function selected by the PMC.	R/W
3	PMR63	Port 63 mode		R/W
2	PMR62	Port 62 mode		R/W
1	PMR61	Port 61 mode		R/W
0	PMR60	Port 60 mode		R/W

10.6.2 Port Control Register 6 (PCR6)

Address: H'FFFFFF5

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PCR67	PCR66	PCR65	PCR64	PCR63	PCR62	PCR61	PCR60

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PCR67	Port 67 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.	R/W
6	PCR66	Port 66 control		R/W
5	PCR65	Port 65 control	1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port.	R/W
4	PCR64	Port 64 control		R/W
3	PCR63	Port 63 control	PCR6 is a register that selects inputs/outputs in bit units for pins to be used as general I/O ports of port 6.	R/W
2	PCR62	Port 62 control		R/W
1	PCR61	Port 61 control		R/W
0	PCR60	Port 60 control		R/W

- PCR67 bit to PCR60 bit (port 67 to 60 control)

When the corresponding pin is designated in PMR6 as a general I/O pin, setting a PCR6 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.

10.6.3 Port Data Register 6 (PDR6)

Address: H'FFFFE5

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDR67	PDR66	PDR65	PDR64	PDR63	PDR62	PDR61	PDR60

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDR67	Port 67 data	0: Low level	R/W
6	PDR66	Port 66 data	1: High level	R/W
5	PDR65	Port 65 data	PDR6 is a register that stores output data for port 6 pins. When PCR6 bits are set to 1, the values stored in PDR6 are output.	R/W
4	PDR64	Port 64 data		R/W
3	PDR63	Port 63 data	When PDR6 is read while PCR6 bits are set to 1, the values stored in PDR6 are read. If PDR6 is read while PCR6 bits are cleared to 0, the pin states are read regardless of the value stored in PDR6.	R/W
2	PDR62	Port 62 data		R/W
1	PDR61	Port 61 data		R/W
0	PDR60	Port 60 data		R/W

10.6.4 Port Pull-Up Control Register 6 (PUCR6)

Address: H'FF0015

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PUCR67	PUCR66	PUCR65	PUCR64	PUCR63	PUCR62	PUCR61	PUCR60

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PUCR67	Port 67 pull-up control	0: The pull-up MOS of corresponding pin is disabled.	R/W
6	PUCR66	Port 66 pull-up control	1: The pull-up MOS of corresponding pin is enabled.	R/W
5	PUCR65	Port 65 pull-up control	PUCR6 is a register that controls the pull-up MOS in bit units of the pins set as the input ports.	R/W
4	PUCR64	Port 64 pull-up control		R/W
3	PUCR63	Port 63 pull-up control		R/W
2	PUCR62	Port 62 pull-up control		R/W
1	PUCR61	Port 61 pull-up control		R/W
0	PUCR60	Port 60 pull-up control		R/W

- PUCR67 bit to PUCR60 bit (port 67 to 60 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

10.6.5 Port Drive Control Register 6 (PDVR6)

Address: H'FF0035

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDVR67	PDVR66	PDVR65	PDVR64	PDVR63	PDVR62	PDVR61	PDVR60

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDVR67	Port 67 drive control	0: Normal output 1: High-current drive output	R/W
6	PDVR66	Port 66 drive control	PDVR6 is a register that controls drive capability of the output pins in a bit unit.	R/W
5	PDVR65	Port 65 drive control		R/W
4	PDVR64	Port 64 drive control		R/W
3	PDVR63	Port 63 drive control		R/W
2	PDVR62	Port 62 drive control		R/W
1	PDVR61	Port 61 drive control		R/W
0	PDVR60	Port 60 drive control		R/W

10.7 Port 7

Figure 10.7 shows the pin configuration of port 7. Port 7 is not available on the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups.




Figure 10.7 Port 7 Pin Configuration

Port 7 has the following registers.

- Port mode register 7 (PMR7)
- Port control register 7 (PCR7)
- Port data register 7 (PDR7)
- Port pull-up control register 7 (PUCR7)
- Port drive control register 7 (PDVR7)

10.7.1 Port Mode Register 7 (PMR7)

Address: H'FF0006

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PMR77	PMR76	PMR75	PMR74	PMR73	PMR72	—	—

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PMR77	Port 77 mode	0: General I/O port	R/W
6	PMR76	Port 76 mode	1: The function selected by the peripheral function mapping controller (PMC).	R/W
5	PMR75	Port 75 mode		R/W
4	PMR74	Port 74 mode	PMR7 is a register that selects the function of the multiplexed pins: general I/O function or the function selected by the PMC.	R/W
3	PMR73	Port 73 mode		R/W
2	PMR72	Port 72 mode		R/W
1, 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

10.7.2 Port Control Register 7 (PCR7)

Address: H'FFFFFF6

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PCR77	PCR76	PCR75	PCR74	PCR73	PCR72	—	—

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PCR77	Port 77 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.	R/W
6	PCR76	Port 76 control		R/W
5	PCR75	Port 75 control	1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port.	R/W
4	PCR74	Port 74 control		R/W
3	PCR73	Port 73 control	PCR7 is a register that selects inputs/outputs in bit units for pins to be used as general I/O ports of port 7.	R/W
2	PCR72	Port 72 control		R/W
1, 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

- PCR77 bit to PCR72 bit (port 77 to 72 control)

When the corresponding pin is designated in PMR7 as a general I/O pin, setting a PCR7 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.

10.7.3 Port Data Register 7 (PDR7)

Address: H'FFFFE6

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDR77	PDR76	PDR75	PDR74	PDR73	PDR72	—	—

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W	
7	PDR77	Port 77 data	0: Low level	R/W	
6	PDR76	Port 76 data	1: High level	R/W	
5	PDR75	Port 75 data	PDR7 is a register that stores output data for port 7 pins. When PCR7 bits are set to 1, the values stored in PDR7 are output.	R/W	
4	PDR74	Port 74 data		R/W	
3	PDR73	Port 73 data		When PDR7 is read while PCR7 bits are set to 1, the values stored in PDR7 are read. If PDR7 is read while PCR7 bits are cleared to 0, the pin states are read regardless of the value stored in PDR7.	R/W
2	PDR72	Port 72 data			R/W
1, 0	—	Reserved	These bits are read as 0. The write value should be 0.	—	

10.7.4 Port Pull-Up Control Register 7 (PUCR7)

Address: H'FF0016

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PUCR77	PUCR76	PUCR75	PUCR74	PUCR73	PUCR72	—	—

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PUCR77	Port 77 pull-up control	0: The pull-up MOS of corresponding pin is disabled. 1: The pull-up MOS of corresponding pin is enabled.	R/W
6	PUCR76	Port 76 pull-up control	PUCR7 is a register that controls the pull-up MOS in bit units of the pins set as the input ports.	R/W
5	PUCR75	Port 75 pull-up control		R/W
4	PUCR74	Port 74 pull-up control		R/W
3	PUCR73	Port 73 pull-up control		R/W
2	PUCR72	Port 72 pull-up control		R/W
1, 0	—	Reserved		These bits are read as 0. The write value should be 0.

- PUCR77 bit to PUCR72 bit (port 77 to 72 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

10.7.5 Port Drive Control Register 7 (PDVR7)

Address: H'FF0036

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDVR77	PDVR76	PDVR75	PDVR74	PDVR73	PDVR72	—	—

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDVR77	Port 77 drive control	0: Normal output 1: High-current drive output	R/W
6	PDVR76	Port 76 drive control	PDVR7 is a register that controls drive capability of the output pins in a bit unit.	R/W
5	PDVR75	Port 75 drive control		R/W
4	PDVR74	Port 74 drive control		R/W
3	PDVR73	Port 73 drive control		R/W
2	PDVR72	Port 72 drive control		R/W
1, 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

10.8 Port 8

Figure 10.8 shows the pin configuration of port 8.




Figure 10.8 Port 8 Pin Configuration

Port 8 has the following registers.

- Port mode register 8 (PMR8)
- Port control register 8 (PCR8)
- Port data register 8 (PDR8)
- Port pull-up control register 8 (PUCR8)
- Port drive control register 8 (PDVR8)

10.8.1 Port Mode Register 8 (PMR8)

Address: H'FF0007

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PMR87	PMR86	PMR85	PMR84	PMR83	PMR82	PMR81	PMR80

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PMR87	Port 87 mode	0: General I/O port	R/W
6	PMR86	Port 86 mode	1: The function selected by the peripheral function mapping controller (PMC).	R/W
5	PMR85	Port 85 mode		R/W
4	PMR84	Port 84 mode	PMR8 is a register that selects the function of the multiplexed pins: general I/O function or the function selected by the PMC.	R/W
3	PMR83	Port 83 mode		R/W
2	PMR82	Port 82 mode	The PMR84 to PMR80 bits are reserved in the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups. The write value should be 0.	R/W
1	PMR81	Port 81 mode		R/W
0	PMR80	Port 80 mode		R/W

10.8.2 Port Control Register 8 (PCR8)

Address: H'FFFFFF7

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PCR87	PCR86	PCR85	PCR84	PCR83	PCR82	PCR81	PCR80

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PCR87	Port 87 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.	R/W
6	PCR86	Port 86 control		R/W
5	PCR85	Port 85 control	1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port.	R/W
4	PCR84	Port 84 control		R/W
3	PCR83	Port 83 control	PCR8 is a register that selects inputs/outputs in bit units for pins to be used as general I/O ports of port 8.	R/W
2	PCR82	Port 82 control		R/W
1	PCR81	Port 81 control		R/W
0	PCR80	Port 80 control	The PCR84 to PCR80 bits are reserved in the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups. The write value should be 0.	R/W

- PCR87 bit to PCR80 bit (port 87 to 80 control)

When the corresponding pin is designated in PMR8 as a general I/O pin, setting a PCR8 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.

10.8.3 Port Data Register 8 (PDR8)

Address: H'FFFFE7

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDR87	PDR86	PDR85	PDR84	PDR83	PDR82	PDR81	PDR80

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDR87	Port 87 data	0: Low level	R/W
6	PDR86	Port 86 data	1: High level	R/W
5	PDR85	Port 85 data	PDR8 is a register that stores output data for port 8 pins. When PCR8 bits are set to 1, the values stored in PDR8 are output.	R/W
4	PDR84	Port 84 data		R/W
3	PDR83	Port 83 data	When PDR8 is read while PCR8 bits are set to 1, the values stored in PDR8 are read. If PDR8 is read while PCR8 bits are cleared to 0, the pin states are read regardless of the value stored in PDR8.	R/W
2	PDR82	Port 82 data		R/W
1	PDR81	Port 81 data		R/W
0	PDR80	Port 80 data	The PDR84 to PDR80 bits are reserved in the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups. The write value should be 0.	R/W

10.8.4 Port Pull-Up Control Register 8 (PUCR8)

Address: H'FF0017

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PUCR87	PUCR86	PUCR85	PUCR84	PUCR83	PUCR82	PUCR81	PUCR80

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PUCR87	Port 87 pull-up control	0: The pull-up MOS of corresponding pin is disabled.	R/W
6	PUCR86	Port 86 pull-up control	1: The pull-up MOS of corresponding pin is enabled.	R/W
5	PUCR85	Port 85 pull-up control	PUCR8 is a register that controls the pull-up MOS in bit units of the pins set as the input ports.	R/W
4	PUCR84	Port 84 pull-up control	The PUCR84 to PUCR80 bits are reserved in the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups. The write value should be 0.	R/W
3	PUCR83	Port 83 pull-up control		R/W
2	PUCR82	Port 82 pull-up control		R/W
1	PUCR81	Port 81 pull-up control		R/W
0	PUCR80	Port 80 pull-up control		R/W

- PUCR87 bit to PUCR80 bit (port 87 to 80 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

10.8.5 Port Drive Control Register 8 (PDVR8)

Address: H'FF0037

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDVR87	PDVR86	PDVR85	PDVR84	PDVR83	PDVR82	PDVR81	PDVR80

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDVR87	Port 87 drive control	0: Normal output 1: High-current drive output	R/W
6	PDVR86	Port 86 drive control	PDVR8 is a register that controls drive capability of the output pins in a bit unit.	R/W
5	PDVR85	Port 85 drive control		The PDVR84 to PDVR80 bits are reserved in the H8S/20103R, H8S/20115R, H8S/20203R, H8S/20215R, H8S/20223R, and H8S/20235R Groups. The write value should be 0.
4	PDVR84	Port 84 drive control	R/W	
3	PDVR83	Port 83 drive control	R/W	
2	PDVR82	Port 82 drive control	R/W	
1	PDVR81	Port 81 drive control		R/W
0	PDVR80	Port 80 drive control		R/W

10.8.6 Notes on Using Port 8

When using on-chip debugger function, set port 8 as general I/O port using PMR8.

10.9 Port 9

Figure 10.9 shows the pin configuration of port 9. Port 9 is not available on the H8S/20103R and H8S/20115R Groups.




Figure 10.9 Port 9 Pin Configuration

Port 9 has the following registers.

- Port mode register 9 (PMR9)
- Port control register 9 (PCR9)
- Port data register 9 (PDR9)
- Port pull-up control register 9 (PUCR9)
- Port drive control register 9 (PDVR9)

10.9.1 Port Mode Register 9 (PMR9)

Address: H'FF0008

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PMR97	PMR96	PMR95	PMR94	PMR93	PMR92	PMR91	PMR90

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PMR97	Port 97 mode	0: General I/O port	R/W
6	PMR96	Port 96 mode	1: The function selected by the peripheral function mapping controller (PMC).	R/W
5	PMR95	Port 95 mode		R/W
4	PMR94	Port 94 mode	PMR9 is a register that selects the function of the multiplexed pins: general I/O function or the function selected by the PMC.	R/W
3	PMR93	Port 93 mode		R/W
2	PMR92	Port 92 mode		R/W
1	PMR91	Port 91 mode		R/W
0	PMR90	Port 90 mode		R/W

10.9.2 Port Control Register 9 (PCR9)

Address: H'FFFFFF8

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PCR97	PCR96	PCR95	PCR94	PCR93	PCR92	PCR91	PCR90

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PCR97	Port 97 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.	R/W
6	PCR96	Port 96 control		R/W
5	PCR95	Port 95 control	1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port.	R/W
4	PCR94	Port 94 control		R/W
3	PCR93	Port 93 control	PCR9 is a register that selects inputs/outputs in bit units for pins to be used as general I/O ports of port 9.	R/W
2	PCR92	Port 92 control		R/W
1	PCR91	Port 91 control		R/W
0	PCR90	Port 90 control		R/W

- PCR97 bit to PCR90 bit (port 97 to 90 control)

When the corresponding pin is designated in PMR9 as a general I/O pin, setting a PCR9 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.

10.9.3 Port Data Register 9 (PDR9)

Address: H'FFFFE8

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDR97	PDR96	PDR95	PDR94	PDR93	PDR92	PDR91	PDR90

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDR97	Port 97 data	0: Low level	R/W
6	PDR96	Port 96 data	1: High level	R/W
5	PDR95	Port 95 data	PDR9 is a register that stores output data for port 9 pins. When PCR9 bits are set to 1, the values stored in PDR9 are output.	R/W
4	PDR94	Port 94 data		R/W
3	PDR93	Port 93 data	When PDR9 is read while PCR9 bits are set to 1, the values stored in PDR9 are read. If PDR9 is read while PCR9 bits are cleared to 0, the pin states are read regardless of the value stored in PDR9.	R/W
2	PDR92	Port 92 data		R/W
1	PDR91	Port 91 data		R/W
0	PDR90	Port 90 data		R/W

10.9.4 Port Pull-Up Control Register 9 (PUCR9)

Address: H'FF0018

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PUCR97	PUCR96	PUCR95	PUCR94	PUCR93	PUCR92	PUCR91	PUCR90

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PUCR97	Port 97 pull-up control	0: The pull-up MOS of corresponding pin is disabled.	R/W
6	PUCR96	Port 96 pull-up control	1: The pull-up MOS of corresponding pin is enabled.	R/W
5	PUCR95	Port 95 pull-up control	PUCR9 is a register that controls the pull-up MOS in bit units of the pins set as the input ports.	R/W
4	PUCR94	Port 94 pull-up control		R/W
3	PUCR93	Port 93 pull-up control		R/W
2	PUCR92	Port 92 pull-up control		R/W
1	PUCR91	Port 91 pull-up control		R/W
0	PUCR90	Port 90 pull-up control		R/W

- PUCR97 bit to PUCR90 bit (port 97 to 90 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

10.9.5 Port Drive Control Register 9 (PDVR9)

Address: H'FF0038

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDVR97	PDVR96	PDVR95	PDVR94	PDVR93	PDVR92	PDVR91	PDVR90

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDVR97	Port 97 drive control	0: Normal output 1: High-current drive output	R/W
6	PDVR96	Port 96 drive control	PDVR9 is a register that controls drive capability of the output pins in a bit unit.	R/W
5	PDVR95	Port 95 drive control		R/W
4	PDVR94	Port 94 drive control		R/W
3	PDVR93	Port 93 drive control		R/W
2	PDVR92	Port 92 drive control		R/W
1	PDVR91	Port 91 drive control		R/W
0	PDVR90	Port 90 drive control		R/W

10.10 Port A

Port A consists of general I/O pins that are also used as analog input pins for A/D converter unit 1 and unit 2 (only in the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups).

The functions of PA4 to PA7 can be selected with the peripheral function mapping register of the PMC (except for the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups).

For selection of functions by the peripheral function mapping controller, see section 9, Peripheral I/O Mapping Controller. Figure 10.10 shows the pin configuration of port A.




Figure 10.10 Port A Pin Configuration

Port A has the following registers.

- Port mode register A (PMRA)
- Port control register A (PCRA)
- Port data register A (PDRA)
- Port pull-up control register A (PUCRA)

- H8S/20103R and H8S/20115R Groups

10.10.1 Port Mode Register A (PMRA)

Address: H'FF0009

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PMRA7	PMRA6	PMRA5	PMRA4	—	PMRA2	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PMRA7	Port A7 mode	0: General I/O port	R/W
6	PMRA6	Port A6 mode	1: The function selected by the peripheral function mapping controller (PMC).	R/W
5	PMRA5	Port A5 mode		R/W
4	PMRA4	Port A4 mode	PMRA is a register that selects the function of the port A multiplexed pins: general I/O function or the function selected by the PMC.	R/W
3	—	Reserved	This bit is read as 0. The write value should be 0.	—
2	PMRA2	Port B0 analog input select	0: General I/O port 1: AN0 input pin	R/W
1, 0	—	Reserved	These bits read as 0. The write value should be 0.	—

- PMRA7 bit to PMRA4 bit (port A7 to A4 mode)
These bits select the function of the multiplexed pins PA7 to PA4: general I/O function or the function selected by the PMC.
- PMRA2 bit (port A2 mode)
This bit selects general I/O function or the analog input function for PB0.

10.10.2 Port Control Register A (PCRA)

Address: H'FFFFFF9

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PCRA7	PCRA6	PCRA5	PCRA4	—	—	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PCRA7	Port A7 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.	R/W
6	PCRA6	Port A6 control		R/W
5	PCRA5	Port A5 control	1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port.	R/W
4	PCRA4	Port A4 control		R/W
			PCRA is a register that selects inputs/outputs in bit units for pins to be used as general I/O ports of port A.	
3 to 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

- PCRA7 bit to PCRA4 bit (port A7 to A4 control)

When the corresponding pin is designated in PMRA as a general I/O pin, setting a PCRA bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.

10.10.3 Port Data Register A (PDRA)

Address: H'FFFFE9

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDRA7	PDRA6	PDRA5	PDRA4	—	—	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDRA7	Port A7 data	0: Low level	R/W
6	PDRA6	Port A6 data	1: High level	R/W
5	PDRA5	Port A5 data	PDRA is a register that stores output data for port A pins. When PCRA bits are set to 1, the values stored in PDRA are output. When PDRA is read while PCRA bits are set to 1, the values stored in PDRA are read. If PDRA is read while PCRA bits are cleared to 0, the pin states are read regardless of the value stored in PDRA.	R/W
4	PDRA4	Port A4 data		R/W
3 to 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

10.10.4 Port Pull-Up Control Register A (PUCRA)

Address: H'FF0019

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PUCRA7	PUCRA6	PUCRA5	PUCRA4	—	—	—	—

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PUCRA7*	Port A7 pull-up control	0: The pull-up MOS of corresponding pin is disabled.	R/W
6	PUCRA6*	Port A6 pull-up control	1: The pull-up MOS of corresponding pin is not enabled.	R/W
5	PUCRA5*	Port A5 pull-up control	PUCRA is a register that controls the pull-up MOS in bit units of the pins set as the input ports.	R/W
4	PUCRA4*	Port A4 pull-up control		R/W
3 to 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

Note: * When PA7 to PA4 are set as the analog input pin, clear the corresponding bits to 0.

- PUCRA7 bit to PUCRA4 bit (port A7 to A4 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

- H8S/20203R and H8S/20215R Groups

10.10.5 Port Mode Register A (PMRA)

Address: H'FF0009

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PMRA7	PMRA6	PMRA5	PMRA4	—	PMRA2	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PMRA7	Port A7 mode	0: General I/O port	R/W
6	PMRA6	Port A6 mode	1: The function selected by the peripheral function mapping controller (PMC).	R/W
5	PMRA5	Port A5 mode		R/W
4	PMRA4	Port A4 mode	PMRA is a register that selects the function of the port A multiplexed pins: general I/O function or the function selected by the PMC.	R/W
3	—	Reserved		This bit is read as 0. The write value should be 0.
2	PMRA2	Port B0 analog input select	0: General I/O port 1: AN0 input pin	R/W
1, 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

- PMRA7 bit to PMRA4 bit (port A7 to A4 mode)
These bits select the function of the multiplexed pins PA7 to PA4: general I/O function or the function selected by the PMC.
- PMRA2 bit (port A2 mode)
This bit selects general I/O function or the analog input function for PB0.

10.10.6 Port Control Register A (PCRA)

Address: H'FFFFF9

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PCRA7	PCRA6	PCRA5	PCRA4	PCRA3	PCRA2	PCRA1	PCRA0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	PCRA7	Port A7 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.	R/W
6	PCRA6	Port A6 control		R/W
5	PCRA5	Port A5 control	1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port.	R/W
4	PCRA4	Port A4 control		R/W
3	PCRA3	Port A3 control	PCRA is a register that selects inputs/outputs in bit units for pins to be used as general I/O ports of port A.	R/W
2	PCRA2	Port A2 control		R/W
1	PCRA1	Port A1 control		R/W
0	PCRA0	Port A0 control		R/W

- PCRA7 bit to PCRA0 bit (port A7 to A0 control)

When pins PA7 to PA4 are designated in PMRA as general I/O pins, setting a corresponding bit to 1 makes the pin an output port, while clearing the bit to 0 makes the pin an input port.

When pins PA3 to PA0 are not selected for use as analog input channels by A/D converter settings, they are available for use as general I/O pins. Setting a PCRA bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin.

10.10.7 Port Data Register A (PDRA)

Address: H'FFFFE9

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDRA7	PDRA6	PDRA5	PDRA4	PDRA3	PDRA2	PDRA1	PDRA0

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDRA7	Port A7 data	0: Low level	R/W
6	PDRA6	Port A6 data	1: High level	R/W
5	PDRA5	Port A5 data	PDRA is a register that stores output data for port A pins. When PCRA bits are set to 1, the values stored in PDRA are output.	R/W
4	PDRA4	Port A4 data		R/W
3	PDRA3	Port A3 data	When PDRA is read while PCRA bits are set to 1, the values stored in PDRA are read. If PDRA is read while PCRA bits are cleared to 0, the pin states are read regardless of the value stored in PDRA.	R/W
2	PDRA2	Port A2 data		R/W
1	PDRA1	Port A1 data		R/W
0	PDRA0	Port A0 data	When pins PA3 to PA0 are set as analog input channels by ADCSR and ADCR of the A/D converter, however, the corresponding bits are always read as 1 even if the PCRA bits are clear (0).	R/W

10.10.8 Port Pull-Up Control Register A (PUCRA)

Address: H'FF0019

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PUCRA7	PUCRA6	PUCRA5	PUCRA4	PUCRA3	PUCRA2	PUCRA1	PUCRA0

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PUCRA7*	Port A7 pull-up control	0: The pull-up MOS of corresponding pin is disabled.	R/W
6	PUCRA6*	Port A6 pull-up control	1: The pull-up MOS of corresponding pin is enabled.	R/W
5	PUCRA5*	Port A5 pull-up control	PUCRA is a register that controls the pull-up MOS in bit units of the pins set as the input ports.	R/W
4	PUCRA4*	Port A4 pull-up control		R/W
3	PUCRA3*	Port A3 pull-up control		R/W
2	PUCRA2*	Port A2 pull-up control		R/W
1	PUCRA1*	Port A1 pull-up control		R/W
0	PUCRA0*	Port A0 pull-up control		R/W

Note: * When PA7 to PA4 are set as the analog input pin, clear the corresponding bits to 0.

- PUCRA7 bit to PUCRA0 bit (port A7 to A0 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC. However, this setting is invalid for the analog input pin.

- H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups

10.10.9 Port Mode Register A (PMRA)

Address: H'FF0009

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	PMRA3	PMRA2	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 4	—	Reserved	These bits are read as 0. The write value should be 0.	—
3	PMRA3	Port A4 analog input select	0: General I/O port 1: AN0_2 input pin	R/W
2	PMRA2	Port B0 analog input select	0: General I/O port 1: AN0 input pin	R/W
1, 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

PMRA selects the analog input function for PA4 and PB0 functioning as general I/O.

- PMRA3 bit (Port A4 analog input select)
This bit selects the analog input function for PA4.
- PMRA2 bit (Port B0 analog input select)
This bit selects the analog input function for PB0.

10.10.10 Port Control Register A (PCRA)

Address: H'FFFFFF9

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PCRA7	PCRA6	PCRA5	PCRA4	PCRA3	PCRA2	PCRA1	PCRA0

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PCRA7	Port A7 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.	R/W
6	PCRA6	Port A6 control		R/W
5	PCRA5	Port A5 control	1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port.	R/W
4	PCRA4	Port A4 control		R/W
3	PCRA3	Port A3 control	PCRA is a register that selects inputs/outputs in bit units for pins to be used as general I/O ports of port A.	R/W
2	PCRA2	Port A2 control		R/W
1	PCRA1	Port A1 control		R/W
0	PCRA0	Port A0 control		R/W

- PCRA7 bit to PCRA0 bit (port A7 to A0 control)

When the corresponding pins are not selected for use as analog input channels by A/D converter settings, they are available for use as general I/O pins. Setting a PCRA bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. However, for the PA4 pin, clearing the PMRA3 bit in PMRA to 0 is also required.

10.10.11 Port Data Register A (PDRA)

Address: H'FFFFE9

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDRA7	PDRA6	PDRA5	PDRA4	PDRA3	PDRA2	PDRA1	PDRA0

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDRA7	Port A7 data	0: Low level	R/W
6	PDRA6	Port A6 data	1: High level	R/W
5	PDRA5	Port A5 data	PDRA is a register that stores output data for port A pins. When PCRA bits are set to 1, the values stored in PDRA are output.	R/W
4	PDRA4	Port A4 data		R/W
3	PDRA3	Port A3 data	When PDRA is read while PCRA bits are set to 1, the values stored in PDRA are read. If PDRA is read while PCRA bits are cleared to 0, the pin states are read regardless of the value stored in PDRA.	R/W
2	PDRA2	Port A2 data		R/W
1	PDRA1	Port A1 data		R/W
0	PDRA0	Port A0 data	When the pins are set as analog input channels by ADCSR and ADCR of the A/D converter, however, the corresponding bits are always read as 1 even if the PCRA bits are clear (0).	R/W

10.10.12 Port Pull-Up Control Register A (PUCRA)

Address: H'FF0019

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PUCRA7	PUCRA6	PUCRA5	PUCRA4	PUCRA3	PUCRA2	PUCRA1	PUCRA0

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PUCRA7*	Port A7 pull-up control	0: The pull-up MOS of corresponding pin is disabled.	R/W
6	PUCRA6*	Port A6 pull-up control	1: The pull-up MOS of corresponding pin is enabled.	R/W
5	PUCRA5*	Port A5 pull-up control	PUCRA is a register that controls the pull-up MOS in bit units of the pins set as the input ports.	R/W
4	PUCRA4*	Port A4 pull-up control		R/W
3	PUCRA3*	Port A3 pull-up control		R/W
2	PUCRA2*	Port A2 pull-up control		R/W
1	PUCRA1*	Port A1 pull-up control		R/W
0	PUCRA0*	Port A0 pull-up control		R/W

Note: * When PA7 to PA0 are set as the analog input pin, clear the corresponding bits to 0.

- PUCRA7 bit to PUCRA0 bit (port A7 to A0 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC. However, this setting is invalid for the analog input pin.

10.10.13 Notes on Using Port A

The PA4 pin is initially set as general I/O pin. If using this pin as the AN0_2 analog input pin for the A/D converter unit 2 in the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups, set the PMRA3 bit in PMRA to 1.

10.11 Port B

Port B consists of general I/O pins that are also used as analog input pins for the A/D converter unit 1, or as analog output pins for the D/A converter. Figure 10.11 shows the pin configuration of port B.




Figure 10.11 Port B Pin Configuration

Port B has the following registers.

- Port control register B (PCRB)
- Port data register B (PDRB)
- Port pull-up control register B (PUCRB)

10.11.1 Port Control Register B (PCRB)

Address: H'FFFFFFA

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PCRB7	PCRB6	PCRB5	PCRB4	PCRB3	PCRB2	PCRB1	PCRB0

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PCRB7	Port B7 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.	R/W
6	PCRB6	Port B6 control		R/W
5	PCRB5	Port B5 control	1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port.	R/W
4	PCRB4	Port B4 control		R/W
3	PCRB3	Port B3 control	PCRB is a register that selects inputs/outputs in bit units for pins to be used as general I/O ports of port B.	R/W
2	PCRB2	Port B2 control		R/W
1	PCRB1	Port B1 control		R/W
0	PCRB0	Port B0 control		R/W

- PCRB7 bit to PCRB0 bit (port B7 to B0 control)

When the corresponding pins are not selected for use as analog input or output channels by A/D converter or D/A converter settings, they are available for use as general I/O pins. Setting a PCRB bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. However, for the PB0 pin, clearing the PMRA2 bit in PMRA to 0 is also required.

10.11.2 Port Data Register B (PDRB)

Address: H'FFFFEA

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDRB7	PDRB6	PDRB5	PDRB4	PDRB3	PDRB2	PDRB1	PDRB0

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDRB7	Port B7 data	0: Low level	R/W
6	PDRB6	Port B6 data	1: High level	R/W
5	PDRB5	Port B5 data	PDRB is a register that stores output data for port B pins. When PCRB bits are set to 1, the values stored in PDRB are output.	R/W
4	PDRB4	Port B4 data		R/W
3	PDRB3	Port B3 data	When PDRB is read while PCRB bits are set to 1, the values stored in PDRB are read. If PDRB is read while PCRB bits are cleared to 0, the pin states are read regardless of the value stored in PDRB.	R/W
2	PDRB2	Port B2 data		R/W
1	PDRB1	Port B1 data		R/W
0	PDRB0	Port B0 data		R/W

When the pins are set as analog input channels by ADCSR and ADCR of the A/D converter, however, the corresponding bits are always read as 1 even if the PCRB bits are clear (0).

Similarly, when pin PB6 or PB7 is set as an analog output for the D/A converter by bit DAOE1 in DACR of the D/A converter, the corresponding bit is always read as 1 even if the PCRB6 and PCRB7 bits are clear (0).

PDRB is a register that stores output data for port B pins.

10.11.3 Port Pull-Up Control Register B (PUCRB)

Address: H'FF001A

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PUCRB7	PUCRB6	PUCRB5	PUCRB4	PUCRB3	PUCRB2	PUCRB1	PUCRB0

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PUCRB7	Port B7 pull-up control	0: The pull-up MOS of corresponding pin is disabled.	R/W
6	PUCRB6	Port B6 pull-up control	1: The pull-up MOS of corresponding pin is enabled.	R/W
5	PUCRB5	Port B5 pull-up control	PUCRB is a register that controls the pull-up MOS in bit units of the pins set as the input ports.	R/W
4	PUCRB4	Port B4 pull-up control		R/W
3	PUCRB3	Port B3 pull-up control		R/W
2	PUCRB2	Port B2 pull-up control		R/W
1	PUCRB1	Port B1 pull-up control		R/W
0	PUCRB0	Port B0 pull-up control		R/W

- PUCRB7 bit to PUCRB0 bit (port B7 to B0 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC. However, this setting is invalid for the analog input pin.

10.11.4 Notes on Using Port B

1. The PB0 pin is initially set as general I/O pin. If using this pin as the analog input pin for the A/D converter, set the PMRA2 bit in PMRA to 1.
2. Pins PB7 and PB6 can be used as analog input pins for the A/D converter or analog output pins for the D/A converter. Do not set these pins as analog input pins and analog output pins at the same time.

10.12 Port J

Port J consists of pins PJ1 and PJ0. These pins can also be used as external oscillation pins and clock output pin. Figure 10.12 shows the pin configuration of port J. In selection of the function of these multiplexed pins, the PMRJ register setting is given priority.





Figure 10.12 Port J Pin Configuration

Port J has the following registers.

- Port mode register J (PMRJ)
- Port control register J (PCRJ)
- Port data register J (PDRJ)
- Port pull-up control register J (PUCRJ)

10.12.1 Port Mode Register J (PMRJ)

Address: H'FF000C



Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W																				
7 to 2	—	Reserved	These bits are read as 0. The write value should be 0.	—																				
1, 0	PMRJ[1:0]	Port J[1:0] mode	Selects PJ1 and PJ0 pin functions.	R/W																				
			<table border="1"> <thead> <tr> <th>PMRJ1</th> <th>PMRJ0</th> <th>PJ1 Pin</th> <th>PJ0 Pin</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>PJ1 I/O</td> <td>PJ0 I/O</td> </tr> <tr> <td>0</td> <td>1</td> <td>PJ1 I/O</td> <td>OSC1 input* (external clock input)</td> </tr> <tr> <td>1</td> <td>0</td> <td>CLKOUT</td> <td>PJ0 I/O</td> </tr> <tr> <td>1</td> <td>1</td> <td>OSC2</td> <td>OSC1</td> </tr> </tbody> </table>	PMRJ1	PMRJ0	PJ1 Pin	PJ0 Pin	0	0	PJ1 I/O	PJ0 I/O	0	1	PJ1 I/O	OSC1 input* (external clock input)	1	0	CLKOUT	PJ0 I/O	1	1	OSC2	OSC1	
PMRJ1	PMRJ0	PJ1 Pin	PJ0 Pin																					
0	0	PJ1 I/O	PJ0 I/O																					
0	1	PJ1 I/O	OSC1 input* (external clock input)																					
1	0	CLKOUT	PJ0 I/O																					
1	1	OSC2	OSC1																					

Note: * Set the PMRJ1 and PMRJ0 bits to 01 to input the external clock on the OSC1 pin. Do not apply the external clock to the OSC1 pin while the PMRJ1 and PMRJ0 bits are set to 11.

10.12.2 Port Control Register J (PCRJ)

Address: H'FFFFFF

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PCRJ1	PCRJ0

Value after reset: 0 0 0 0 0 0 0 0


Bit	Symbol	Bit Name	Description	R/W
7 to 2	—	Reserved	These bits are read as 0. The write value should be 0.	—
1	PCRJ1	Port J1 control	0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port. 1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port. PCRJ is a register that selects inputs/outputs in bit units for pins to be used as general I/O ports of port J.	R/W
0	PCRJ0	Port J0 control		R/W

- PCRJ1 bit and PCRJ0 bit (port J1 and J0 control)

When the general I/O port function is selected by PMRJ, setting a PCRJ bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.

10.12.3 Port Data Register J (PDRJ)

Address: H'FFFFEC



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 2	—	Reserved	These bits are read as 0. The write value should be 0.	—
1	PDRJ1	Port J1 data	0: Low level	R/W
0	PDRJ0	Port J0 data	1: High level	R/W

PDRJ is a register that stores output data for port J pins. When PCRJ bits are set to 1, the values stored in PDRJ are output.

When PDRJ is read while PCRJ bits are set to 1, the values stored in PDRJ are read. If PDRJ is read while PCRJ bits are cleared to 0, the pin states are read regardless of the value stored in PDRJ.

10.12.4 Port Pull-Up Control Register J (PUCRJ)

Address: H'FF001C

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PUCRJ1	PUCRJ0

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 2	—	Reserved	These bits are read as 0. The write value should be 0.	—
1	PUCRJ1	Port J1 pull-up control	0: The pull-up MOS of corresponding pin is disabled.	R/W
0	PUCRJ0	Port J0 pull-up control	1: The pull-up MOS of corresponding pin is enabled. PUCRJ is a register that controls the pull-up MOS in bit units of the pins set as the input ports.	R/W

- PUCRJ1 bit and PUCRJ0 bit (port J1 and J0 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

Section 11 Data Transfer Controller (DTC)

This LSI includes a data transfer controller (DTC). The DTC can be activated by an interrupt or software to transfer data.

Figure 11.1 shows a block diagram of the DTC.

11.1 Features

- Transfer possible over any number of channels
- Three transfer modes
 - Normal mode
 - One operation transfers one byte or one word of data.
 - Memory address is incremented or decremented by 1 or 2.
 - From 1 to 65,536 transfers can be specified.
 - Repeat mode
 - One operation transfers one byte or one word of data.
 - Memory address is incremented or decremented by 1 or 2.
 - Once the specified number of transfers (1 to 256) has ended, the initial state is restored, and transfer is repeated.
 - Block transfer mode
 - One operation transfers specified one block of data.
 - The block size is 1 to 256 bytes or words.
 - From 1 to 65,536 transfers can be specified.
 - Either the transfer source or the transfer destination is designated as a block area.
- One activation source can trigger a number of data transfers (chain transfer)
- Direct specification of 16-Mbyte address space possible
- Activation by software is possible.
- Transfer can be set in byte or word units.
- A CPU interrupt can be requested for the interrupt that activated the DTC.
- Module standby mode can be set.

The DTC's register information is stored in the on-chip RAM. A 32-bit bus connects the DTC to the on-chip RAM, enabling 32-bit/1-state reading and writing of the DTC register information.




Figure 11.1 Block Diagram of DTC

11.2 Register Descriptions

DTC has the following registers.

- DTC mode register A (MRA)
- DTC mode register B (MRB)
- DTC source address register (SAR)
- DTC destination address register (DAR)
- DTC transfer count register A (CRA)
- DTC transfer count register B (CRB)

The above six registers cannot be directly accessed from the CPU. When the DTC activation source is generated, the DTC reads from a set of register information that is stored in an on-chip RAM to the corresponding DTC register information and transfers data. After the data transfer, it writes a set of updated register information back to the RAM.

- DTC enable register A (DTCERA)
- DTC enable register B (DTCERB)
- DTC enable register C (DTCERC)
- DTC enable register D (DTCERD)
- DTC enable register E (DTCERE)
- DTC enable register F (DTCERF)
- DTC enable register G (DTCERG)
- DTC enable register H (DTCERH)
- DTC vector register (DTVECR)

11.2.1 DTC Mode Register A (MRA)

Address: —

Bit: b7 b6 b5 b4 b3 b2 b1 b0

SM[1:0]	DM[1:0]	MD[1:0]	DTS	Sz
---------	---------	---------	-----	----

Value after reset: — — — — — — — —

Bit	Symbol	Bit Name	Description	R/W
7	SM[1:0]	Source address mode 1 and 0	0x: SAR is fixed	—
6			10: SAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)	
			11: SAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)	
5	DM[1:0]	Destination address mode 1 and 0	0x: DAR is fixed	—
4			10: DAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)	
			11: DAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)	
3	MD[1:0]	DTC mode 1 and 0	00: Normal mode	—
2			01: Repeat mode	
			10: Block transfer mode	
			11: Setting prohibited	
1	DTS	DTC transfer mode select	0: Destination side is repeat area or block area. 1: Source side is repeat area or block area.	—
0	Sz	DTC data transfer size	0: Byte-size transfer 1: Word-size transfer	—

Legend:

x: Don't care

MRA selects the DTC operating mode.

- SM[1:0] bits (source address mode 1 and 0)
These bits specify an SAR operation after data transfer.
- DM[1:0] bits (destination address mode 1 and 0)
These bits specify a DAR operation after data transfer.
- MD[1:0] bits (DTC mode 1 and 0)
These bits specify the DTC transfer mode.
- DTS bit (DTC transfer mode select)
This bit specifies whether the source side or the destination side is set to be a repeat area or block area, in repeat mode or block transfer mode.
- Sz bit (DTC data transfer size)
This bit specifies the size of data to be transferred.

11.2.2 DTC Mode Register B (MRB)

Address: —

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	CHNE	DISEL	CHNS	—	—	—	—	—

Value after reset: — — — — — — — —

Bit	Symbol	Bit Name	Description	R/W
7	CHNE	DTC chain transfer enable	0: Disables chain transfer. 1: Enables chain transfer.	—
6	DISEL	DTC interrupt select	0: Generates an interrupt request to the CPU only when the specified data transfer has been completed. 1: Generates an interrupt request to the CPU every time after the DTC transfer has been completed.	—
5	CHNS	Chain transfer select	0: Performs chain transfer consecutively. 1: Performs chain transfer only when transfer counter = 0	—
4 to 0	—	Reserved	These bits have no effect on DTC operation. The write value should be 0.	—

MRB selects the DTC operating mode.

- CHNE bit (DTC chain transfer enable)

When this bit is set to 1, a chain transfer will be performed. For details, see section 11.5.4, Chain Transfer.

In the data transfer with CHNE set to 1, determination of the end of the specified number of transfers, clearing of the activation source flag, and clearing of DTCER are not performed.

- DISEL bit (DTC interrupt select)

When this bit is set to 1, a CPU interrupt request is generated every time the DTC transfer is performed (the interrupt source flags as the activation source are not cleared to 0 by the DTC). When this bit is cleared to 0, a CPU interrupt request is generated at the time when the specified number of data transfers ends (the interrupt source flags as the activation source is cleared to 0 by the DTC).

11.2.3 DTC Source Address Register (SAR)

Address: —

Bit:	b23	b22	b21	b20	b19	b18	b17	b16
	bit23	bit22	bit21	bit20	bit19	bit18	bit17	bit16
Value after reset:	—	—	—	—	—	—	—	—

Bit:	b15	b14	b13	b12	b11	b10	b9	b8
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8
Value after reset:	—	—	—	—	—	—	—	—

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Value after reset:	—	—	—	—	—	—	—	—

SAR designates the source address of data to be transferred by the DTC. For word-size transfer, specify an even source address.

11.2.4 DTC Destination Address Register (DAR)

Address: —

Bit:	b23	b22	b21	b20	b19	b18	b17	b16
	bit23	bit22	bit21	bit20	bit19	bit18	bit17	bit16
Value after reset:	—	—	—	—	—	—	—	—

Bit:	b15	b14	b13	b12	b11	b10	b9	b8
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8
Value after reset:	—	—	—	—	—	—	—	—

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Value after reset:	—	—	—	—	—	—	—	—

DAR designates the destination address of data to be transferred by the DTC. For word-size transfer, specify an even destination address.

11.2.5 DTC Transfer Count Register A (CRA)

Address: —

Bit: b15 b14 b13 b12 b11 b10 b9 b8

bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8
-------	-------	-------	-------	-------	-------	------	------

Value after reset: — — — — — — — —

Bit: b7 b6 b5 b4 b3 b2 b1 b0

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
------	------	------	------	------	------	------	------

Value after reset: — — — — — — — —

CRA designates the number of times that data is to be transferred by the DTC.

In normal mode, the entire CRA functions as a 16-bit transfer counter (1 to 65,536). It is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.

In repeat mode or block transfer mode, the CRA is divided into two parts: the upper 8 bits (CRAH) and the lower 8 bits (CRAL). In repeat mode, CRAH holds the number of transfers while CRAL functions as an 8-bit transfer counter (1 to 256). In block transfer mode, CRAH holds the size of blocks while CRAL functions as a block-size counter. CRAL is decremented by 1 every time data is transferred, and the contents of CRAH are sent when the count value reaches H'00.

11.2.6 DTC Transfer Count Register B (CRB)

Address: —

Bit: b15 b14 b13 b12 b11 b10 b9 b8

bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8
-------	-------	-------	-------	-------	-------	------	------

Value after reset: — — — — — — — —

Bit: b7 b6 b5 b4 b3 b2 b1 b0

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
------	------	------	------	------	------	------	------

Value after reset: — — — — — — — —

CRB is a 16-bit register that designates the number of times block data is to be transferred by the DTC in block transfer mode. It functions as a 16-bit transfer counter (1 to 65,536) that is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000. The CRB is not available in normal and repeat modes.

11.2.7 DTC Enable Registers A to H (DTCERA to DTCERH)

Address: H'FF0534 to H'FF053B

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	DTCEn7	DTCEn6	DTCEn5	DTCEn4	DTCEn3	DTCEn2	DTCEn1	DTCEn0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	DTCEn7	DTC activation enable	0: A relevant interrupt source is not selected as a DTC activation source.	R/W
6	DTCEn6			R/W
5	DTCEn5		1: A relevant interrupt source is selected as a DTC activation source.	R/W
4	DTCEn4			R/W
3	DTCEn3		[Setting condition]	R/W
2	DTCEn2		<ul style="list-style-type: none"> Setting this bit to 1 specifies a relevant interrupt source to a DTC activation source. 	R/W
1	DTCEn1		[Clearing conditions]	R/W
0	DTCEn0		<ul style="list-style-type: none"> When the DISEL bit in MRB is set to 1 and the data transfer has ended. When the specified number of data transfers has ended. <p>These bits are not automatically cleared when the DISEL bit is 0 and the specified number of data transfers has not ended.</p> <ul style="list-style-type: none"> When 0 is written to DTCE after reading DTCE = 1. 	R/W

Notes: n = A to H

DTCE bits with no corresponding interrupt are reserved. The write value should always be 0.

DTCER, which is comprised of DTCERA to DTCERH, is a register that specifies DTC activation interrupt sources. The correspondence between interrupt sources and DTCE bits is shown in table 11.1. For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all interrupts are masked, multiple activation sources can be set at one time (only at the initial setting) by writing data after executing a dummy read on the relevant register.

Table 11.1 Correspondence between Interrupt Sources and DTCER

Register	Bit							
	7	6	5	4	3	2	1	0
DTCERA	IRQ0	IRQ1	IRQ2	IRQ3	IRQ4	IRQ5	IRQ6	IRQ7
DTCERB	IADEND_1	IADCMP_1	IADEND_2 *1	IADCMP_2 *1	ELC1FP	ELC2FP	SCI3_1_RXI	SCI3_1_TXI
DTCERC	SCI3_2_RXI	SCI3_2_TXI	SCI3_X_RXI	SCI3_X_TXI	—	—	—	—
DTCERD	IIC2/SSU_ RXI	IIC2/SSU_ TXI	—	—	ITCMA*2	ITCMB*2	ITCMC*2	ITCMD*2
DTCERE	ITDMA0_0	ITDMB0_0	ITDMC0_0	ITDMD0_0	ITDMA0_1	ITDMB0_1	ITDMC0_1	ITDMD0_1
DTCERF	ITDMA1_2 *3	ITDMB1_2 *3	ITDMC1_2 *3	ITDMD1_2 *3	ITDMA1_3 *3	ITDMB1_3 *3	ITDMC1_3 *3	ITDMD1_3 *3
DTCERG	—	—	—	ITESC	ITEMI	ITEHR	ITEDY	ITEWK
DTCERH	—	—	—	—	ITGMA	ITGMB	—	—

Notes: —: Reserved bit

1. Supported only in the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups.
2. Supported only in the H8S/20103R, H8S/20115R, H8S/20323R, and H8S/20335R Groups.
3. Not supported in the H8S/20103R and H8S/20115R Groups.

11.2.8 DTC Vector Register (DTVECR)

Address: H'FF053D

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	SWDTE	DTC software activation enable	<p>0: Disables the DTC activation by software. 1: Enables the DTC activation by software. Setting this bit to 1 activates DTC. [Clearing conditions]</p> <ul style="list-style-type: none"> When the DISEL bit is 0 and the specified number of data transfers has not ended. When 0 is written to the DISEL bit after a software-activated data transfer end interrupt (SWDTEND) request has been sent to the CPU. <p>When the DISEL bit is 1 and data transfer has ended or when the specified number of data transfers has ended, this bit will not be cleared.</p>	R/W
6	DTVEC6	DTC software activation vector 6 to 0	These bits specify a vector number for DTC activation by software.	R/W
5	DTVEC5			R/W
4	DTVEC4		These bits specify a vector number for DTC software activation.	R/W
3	DTVEC3		The vector address is expressed as $H'0400 + (\text{vector number} \times 2)$. For example, when DTVEC6 to DTVEC0 = H'10, the vector address is H'0420.	R/W
2	DTVEC2			R/W
1	DTVEC1			R/W
0	DTVEC0		When the bit SWDTE is 0, these bits can be written.	R/W

DTVECR enables or disables DTC activation by software, and sets a vector number for the software activation interrupt.

11.3 Activation Sources

The DTC operates when activated by an interrupt request or by a write to DTVECR by software. An interrupt request can be designated by the DTCER bit. At the end of a data transfer (or the last consecutive transfer in the case of chain transfer), the activation source interrupt flag or corresponding bit to DTCER is cleared. For example, the activation source flag, in the case of SCI3_1_RXI, is the RDRF flag of SCI3_1.

When an interrupt has been designated a DTC activation source, existing CPU mask level and interrupt controller priorities have no effect. If there is more than one activation source at the same time, the DTC operates in accordance with the default priorities for the interrupt sources.

Table 11.2 shows a relationship between activation sources and DTCER clear conditions. Figure 11.2 shows a block diagram of DTC activation source control. For details, see section 4, Interrupt Controller.

Table 11.2 Relationship between Activation Sources and DTCER Clearing

Activation Source	DISEL = 0 and Specified Number of Transfers Has Not Ended	DISEL = 1 or Specified Number of Transfers Has Ended
Activation by software	SWDTE bit is cleared to 0	<ul style="list-style-type: none"> • SWDTE bit remains set to 1 • Interrupt request to CPU
Activation by an interrupt	<ul style="list-style-type: none"> • Corresponding DTCER bit remains set to 1. • Activation source flag is cleared to 0. 	<ul style="list-style-type: none"> • Corresponding DTCER bit is cleared to 0. • Activation source flag remains set to 1. • Interrupt that became the activation source is requested to the CPU.




Figure 11.2 Block Diagram of DTC Activation Source Control

11.4 Location of Register Information and DTC Vector Table

Locate the register information in the on-chip RAM. Register information should be located at the address that is multiple of four. Locating the register information in address space is shown in figure 11.3. Locate the MRA, SAR, MRB, DAR, CRA, and CRB registers, in that order, from the start address of the register information. In the case of chain transfer, register information should be located in consecutive areas as shown in figure 11.3 and the register information start address should be located at the corresponding vector address to the activation source. Figure 11.4 shows correspondences between the DTC vector address and register information. The DTC reads the start address of the register information from the vector address set for each activation source, and then reads the register information from that start address.

When the DTC is activated by software, the vector address is obtained from: $H'0400 + (DTVECR[6:0] \times 2)$. For example, if VOFR and DTVECR are H'0000 and H'18 respectively, the vector address is H'0430.

The configuration of the vector address is a 2-byte unit. These two bytes specify the lower bits of the start address. Variable vector addresses can be used by setting VOFR. For details on VOFR settings, see section 4, Interrupt Controller.




Figure 11.3 Locating DTC Register Information in Address Space




Figure 11.4 Correspondence between DTC Vector Address and Register Information

Table 11.3 Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs

Origin of Activation Source	Activation Source	Vector Number	Vector Address* ¹	DTCE* ⁵	Priority
Software	Write to DTVECR	DTVECR	H'0400 + (DTVECR[6:0] × 2)	—	High
External pin	IRQ0	22	H'42C to H'42D	DTCEA7	↑ ↓
	IRQ1	23	H'42E to H'42F	DTCEA6	
	IRQ2	24	H'430 to H'431	DTCEA5	
	IRQ3	25	H'432 to H'433	DTCEA4	
	IRQ4	26	H'434 to H'435	DTCEA3	
	IRQ5	27	H'436 to H'437	DTCEA2	
	IRQ6	28	H'438 to H'439	DTCEA1	
	IRQ7	29	H'43A to H'43B	DTCEA0	
A/D converter unit 1	IADEND_1 (conversion completion)	30	H'43C to H'43D	DTCEB7	
	IADCMP_1 (compare condition match)	31	H'43E to H'43F	DTCEB6	
A/D converter unit 2* ²	IADEND_2 (conversion completion)	32	H'440 to H'441	DTCEB5	
	IADCMP_2 (compare condition match)	33	H'442 to H'443	DTCEB4	
ELC	ELC1FP (ELSR12 event occurrence)	35	H'446 to H'447	DTCEB3	
	ELC2FP (ELSR30 event occurrence)	36	H'448 to H'449	DTCEB2	
SCI3 channel 1	SCI3_1 RXI	38	H'44C to H'44D	DTCEB1	
	SCI3_1 TXI	39	H'44E to H'44F	DTCEB0	
SCI3 channel 2	SCI3_2 RXI	42	H'454 to H'455	DTCEC7	
	SCI3_2 TXI	43	H'456 to H'457	DTCEC6	
SCI3 channel 3	SCI3_3 RXI	46	H'45C to H'45D	DTCEC5	
	SCI3_3 TXI	47	H'45E to H'45F	DTCEC4	
IIC2/SSU	IIC2/SSU_RXI	60	H'478 to H'479	DTCED7	↓ Low
	IIC2/SSU_TXI	61	H'47A to H'47B	DTCED6	

Origin of Activation Source	Activation Source	Vector Number	Vector Address*¹	DTCE*⁵	Priority
Timer RC* ³	ITCMA Input capture A/ compare match A	71	H'48E to H'48F	DTCED3	↑ High
	ITCMB Input capture B/ compare match B	72	H'490 to H'491	DTCED2	
	ITCMC Input capture C/ compare match C	73	H'492 to H'493	DTCED1	
	ITCMD Input capture D/ compare match D	74	H'494 to H'495	DTCED0	
Timer RD unit 0 channel 0	ITDMA0_0 Input capture A/ compare match A	76	H'498 to H'499	DTCEE7	↓ Low
	ITDMB0_0 Input capture B/ compare match B	77	H'49A to H'49B	DTCEE6	
	ITDMC0_0 Input capture C/ compare match C	78	H'49C to H'49D	DTCEE5	
	ITDMD0_0 Input capture D/ compare match D	79	H'49E to H'49F	DTCEE4	
Timer RD unit 0 channel 1* ⁴	ITDMA0_1 Input capture A/ compare match A	82	H'4A4 to H'4A5	DTCEE3	
	ITDMB0_1 Input capture B/ compare match B	83	H'4A6 to H'4A7	DTCEE2	
	ITDMC0_1 Input capture C/ compare match C	84	H'4A8 to H'4A9	DTCEE1	
	ITDMD0_1 Input capture D/ compare match D	85	H'4AA to H'4AB	DTCEE0	

Origin of Activation Source	Activation Source	Vector Number	Vector Address*1	DTCE*5	Priority
Timer RD unit 1 channel 2*4	ITDMA1_2 Input capture A/ compare match A	87	H'4AE to H'4AF	DTCEF7	
	ITDMB1_2 Input capture B/ compare match B	88	H'4B0 to H'4B1	DTCEF6	
	ITDMC1_2 Input capture C/ compare match C	89	H'4B2 to H'4B3	DTCEF5	
	ITDMD1_2 Input capture D/ compare match D	90	H'4B4 to H'4B5	DTCEF4	
Timer RD unit 1 channel 3*4	ITDMA1_3 Input capture A/ compare match A	93	H'4BA to H'4BB	DTCEF3	
	ITDMB1_3 Input capture B/ compare match B	94	H'4BC to H'4BD	DTCEF2	
	ITDMC1_3 Input capture C/ compare match C	95	H'4BE to H'4BF	DTCEF1	
	ITDMD1_3 Input capture D/ compare match D	96	H'4C0 to H'4C1	DTCEF0	
Timer RE	ITESC	100	H'4C8 to H'4C9	DTCEG4	
	ITEMI	101	H'4CA to H'4CB	DTCEG3	
	ITEHR	102	H'4CC to H'4CD	DTCEG2	
	ITEDY	103	H'4CE to H'4CF	DTCEG1	
	ITEWK	104	H'4D0 to H'4D1	DTCEG0	
Timer RG	ITGMA Input capture A/ compare match A	109	H'4DA to H'4DB	DTCEH3	
	ITGMB Input capture B/ compare match B	110	H'4DC to H'4DD	DTCEH2	
					Low

- Notes:
1. Vector address indicates the lower 11 bits of vector address when VOFR = H'0000.
 2. Supported only in the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups and reserved in other products.
 3. Supported only in the H8S/20103R, H8S/20115R, H8S/20323R, and H8S/20335R Groups and reserved in other products.
 4. Not supported in the H8S/20103R and H8S/20115R Groups, and reserved in these groups.
 5. DTCE bits with no corresponding interrupt are reserved. The write value should always be 0.

11.5 Operation

The DTC stores register information in the on-chip RAM. When activated, the DTC reads register information in the on-chip RAM and transfers data. After the data transfer, it writes updated register information back to the on-chip RAM. Pre-storage of register information in the on-chip RAM makes it possible to transfer data over any required number of channels. There are three transfer modes: normal mode, repeat mode, and block transfer mode. Setting the CHNE bit to 1 allows a number of transfers with a single activation (chain transfer). Setting the CHNS bit to 1 enables chain transfer only when the transfer counter value is 0.

The 24-bit SAR designates the DTC transfer source address and the 24-bit DAR designates the transfer destination address. After each transfer, SAR and DAR are independently incremented, decremented, or left fixed according to the register information.

Figure 11.5 shows a flowchart of DTC operation, and table 11.4 summarizes the chain transfer conditions (for performing the first and second transfers).




Figure 11.5 Flowchart of DTC Operation

Table 11.4 Chain Transfer Conditions

1st Transfer				2nd Transfer				DTC Transfer
CHNE	CHNS	DISEL	CR	CHNE	CHNS	DISEL	CR	
0	—	0	Except 0	—	—	—	—	Ends at 1st transfer
0	—	0	0	—	—	—	—	Ends at 1st transfer
0	—	1	—	—	—	—	—	Interrupt request to CPU
1	0	—	—	0	—	0	Except 0	Ends at 2nd transfer
				0	—	0	0	Ends at 2nd transfer
				0	—	1	—	Interrupt request to CPU
1	1	0	Except 0	—	—	—	—	Ends at 1st transfer
1	1	—	0	0	—	0	Except 0	Ends at 2nd transfer
				0	—	0	0	Ends at 2nd transfer
				0	—	1	—	Interrupt request to CPU
1	1	1	Except 0	—	—	—	—	Ends at 1st transfer
				—	—	—	—	Interrupt request to CPU

11.5.1 Normal Mode

In normal mode, one operation transfers one byte or one word of data. Table 11.5 lists the register function in normal mode. From 1 to 65,536 transfers can be specified. Once the specified number of transfers has ended, a CPU interrupt can be requested.

Table 11.5 Register Function in Normal Mode

Name	Abbreviation	Function
DTC source address register	SAR	Designates transfer source address
DTC destination address register	DAR	Designates transfer destination address
DTC transfer count register A	CRA	Designates transfer count
DTC transfer count register B	CRB	Not used




Figure 11.6 Memory Mapping in Normal Mode

11.5.2 Repeat Mode

In repeat mode, one operation transfers one byte or one word of data. Table 11.6 lists the register function in repeat mode. From 1 to 256 transfers can be specified. Once the specified number of transfers has ended, the initial state of the transfer counter and the address register specified as the repeat area is restored, and transfer is repeated. In repeat mode, the transfer counter value does not reach H'00, therefore CPU interrupts cannot be requested when DISEL = 0.

Table 11.6 Register Function in Repeat Mode

Name	Abbreviation	Function
DTC source address register	SAR	Designates transfer source address
DTC destination address register	DAR	Designates transfer destination address
DTC transfer count register AH	CRAH	Holds number of transfers
DTC transfer count register AL	CRAL	Designates transfer count
DTC transfer count register B	CRB	Not used




Figure 11.7 Memory Mapping in Repeat Mode

11.5.3 Block Transfer Mode

In block transfer mode, one operation transfers one block of data. Either the transfer source or the transfer destination is designated as a block area. Table 11.7 lists the register function in block transfer mode. The block size is 1 to 256. When the transfer of one block ends, the initial state of the block size counter and the address register specified as the block area is restored. The other address register is then incremented, decremented, or left fixed according to the register information. From 1 to 65,536 transfers can be specified. Once the specified number of transfers has ended, a CPU interrupt is requested.

Table 11.7 Register Function in Block Transfer Mode

Name	Abbreviation	Function
DTC source address register	SAR	Designates source address
DTC destination address register	DAR	Designates destination address
DTC transfer count register AH	CRAH	Holds block size
DTC transfer count register AL	CRAL	Designates block size count
DTC transfer count register B	CRB	Designates transfer count




Figure 11.8 Memory Mapping in Block Transfer Mode

11.5.4 Chain Transfer

Setting the CHNE bit in MRB to 1 enables a number of data transfers to be performed consecutively in response to a single transfer request. SAR, DAR, CRA, CRB, MRA, and MRB can be set independently.

Figure 11.9 shows the operation of chain transfer. When activated, the DTC reads the register information start address stored at the vector address, and then reads the first register information at that start address. The CHNE bit in MRB is checked after the end of data transfer, if the value is 1, the next register information, which is located consecutively, is read and transfer is performed. This operation is repeated until the end of data transfer of register information with CHNE = 0. Setting both the CHNE bit and CHNS bit to 1 enables execution of chain transfer only when the transfer counter value is 0.

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not generated at the end of the specified number of transfers or by setting of the DISEL bit to 1, and the interrupt source flag for the activation source is not affected.




Figure 11.9 Operation of Chain Transfer

11.5.5 Interrupt Sources

An interrupt request is issued to the CPU when the DTC ends the specified number of data transfers, or when the DTC ends a data transfer for which the DISEL bit was set to 1. In the case of interrupt activation, the interrupt set as the activation source is generated. These interrupts to the CPU are subject to CPU mask level and interrupt controller priority level control.

In the case of activation by software, a software activated data transfer end interrupt (SWDTEND) is generated.

When the DISEL bit is 1 and one data transfer has ended or the specified number of transfers has ended, the SWDTE bit is held at 1 and an SWDTEND interrupt is generated after data transfer ends. The interrupt handling routine should clear the SWDTE bit to 0.

When the DTC is activated by software, an SWDTEND interrupt is not generated during a data transfer wait or during data transfer even if the SWDTE bit is set to 1.

11.5.6 Operation Timing




Figure 11.10 DTC Operation Timing (Example in Normal Mode or Repeat Mode)




Figure 11.11 DTC Operation Timing (Example of Block Transfer Mode, with Block Size of 2)




Figure 11.12 DTC Operation Timing (Example of Chain Transfer)

11.5.7 Number of DTC Execution States

Table 11.8 lists execution state for a single DTC data transfer, and table 11.9 shows the number of states required for each execution status.

Table 11.8 DTC Execution State

Mode	Vector Read	Register Information Read/Write	Data Read	Data Write	Internal Operations
	I	J	K	L	M
Normal	1	6	1	1	3
Repeat	1	6	1	1	3
Block transfer	1	6	N	N	3

Legend:

N: Block size (initial setting value of CRAH and CRAL)

Table 11.9 Number of States Required for Each Execution Status

Object to be Accessed		On- Chip RAM	On- Chip ROM	Internal I/O Register					
Bus width		32	16		8				16
Access states		1	1	2	3	4	2	3	4
Execution state	Vector read S_i	1	1	2	3	4	2	3	4
	Register information read/write S_j	1	—	—	—	—	—	—	—
	Byte data read S_k	1	1	2	3	4	2	3	4
	Word data read S_k	1	1	4	6	8	2	3	4
	Byte data write S_L	1	1	2	3	4	2	3	4
	Word data write S_L	1	1	4	6	8	2	3	4
	Internal operation S_M						1		

The number of execution states is calculated from the formula below. Note that Σ means the sum of all transfers activated by one activation source (the number in which the CHNE bit is set to 1 + 1).

$$\text{Number of execution states} = I \cdot S_i + \Sigma (J \cdot S_j + K \cdot S_k + L \cdot S_L) + M \cdot S_M$$

For example, when the DTC vector address table is located in on-chip ROM and data is transferred from the on-chip ROM to an internal I/O register (two-state access) in normal mode, the time required for the DTC operation is 13 states. The time from activation to the end of the data write is 10 states.

11.6 Procedures for Using DTC

11.6.1 Activation by Interrupt

The procedure for using the DTC with interrupt activation is as follows:

1. Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
2. Set the start address of the register information in the DTC vector address.
3. Set the corresponding bit in DTCE to 1.
4. Set the enable bits for the interrupt sources to be used as the activation sources to 1. The DTC is activated when an interrupt used as an activation source is generated.
5. After the end of one data transfer, or after the specified number of data transfers have ended, the DTCE bit is cleared to 0 and a CPU interrupt is requested. If the DTC is to continue transferring data, set the DTCE bit to 1.

11.6.2 Activation by Software

The procedure for using the DTC with software activation is as follows:

1. Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
2. Set the start address of the register information in the DTC vector address.
3. Check that the SWDTE bit is 0.
4. Write 1 to the SWDTE bit and the vector number to DTVECR.
5. Check the vector number written to DTVECR.
6. After the end of one data transfer, if the DISEL bit is 0 and a CPU interrupt is not requested, the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the SWDTE bit to 1. When the DISEL bit is 1, or after the specified number of data transfers has ended, the SWDTE bit is held at 1 and a CPU interrupt is requested. Clear the SWDTE bit to 0 by an interrupt processing routine.

11.7 Examples of Use of the DTC

11.7.1 Normal Mode

An example is shown in which the DTC is used to receive 128 bytes of data via the SCI3.

1. Set MRA to fixed source address ($SM1 = SM0 = 0$), incrementing destination address ($DM1 = 1, DM0 = 0$), normal mode ($MD1 = MD0 = 0$), and byte size ($Sz = 0$). The DTS bit can have any value. Set MRB for one data transfer by one interrupt ($CHNE = 0, DISEL = 0$). Set the RDR address in SCI3 of SAR, the start address of the RAM area where the data is stored in DAR, and 128 (H'0080) in CRA. CRB can be set to any value.
2. Set the start address of the register information at the DTC vector address.
3. Set the corresponding bit in DTCER to 1.
4. Set the SCI3 to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the reception complete (RXI) interrupt. Since the generation of a receive error during the SCI reception operation will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
5. Each time reception of one byte of data ends on the SCI3, the RDRF flag in SSR is set to 1, an RXI interrupt is generated, and the DTC is activated. The receive data is transferred from RDR to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag is automatically cleared to 0.
6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held at 1, the DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. The interrupt handling routine should perform termination processing.

11.7.2 Chain Transfer when Transfer Counter = 0

By executing the second data transfer, and performing re-setting of the first data transfer, only when the counter value for the first data transfer is 0, 256 or more repeat transfers can be performed.

An example is shown in which a 128-Kbyte input buffer is configured. The input buffer is assumed to have been set to start at lower address H'0000. Figure 11.13 shows overview of the chain transfer when the counter value is 0.

1. For the first transfer, set the normal mode for input data. Set fixed transfer source address (G/A, etc.), CRA = H'0000 (65,536 times), and CHNE = 1, CHNS = 1, and DISEL = 0.
2. Prepare the upper 8-bit addresses of the start addresses for each of the 65,536 transfer start addresses for the first data transfer in a separate area (in ROM, etc.). For example, if the input buffer comprises H'200000 to H'21FFFF, prepare H'21 and H'20.
3. For the second transfer, set repeat mode (with the source side as the repeat area) for re-setting the transfer destination address for the first data transfer. Use the upper 8 bits of DAR in the first register information area as the transfer destination. Set CHNE = DISEL = 0. If the above input buffer is specified as H'200000 to H'21FFFF, set the transfer counter to 2.
4. Execute the first data transfer 65,536 times by means of interrupts. When the transfer counter for the first data transfer reaches 0, the second data transfer is started. Set the upper 8 bits of the transfer source address for the first data transfer to H'21. The lower 16 bits of the transfer destination address of the first data transfer and the transfer counter are H'0000.
5. Next, execute the first data transfer the 65,536 times specified for the first data transfer by interrupts. When the transfer counter for the first data transfer reaches 0, the second data transfer is started. Set the upper 8 bits of the transfer source address for the first data transfer to H'20. The lower 16 bits of the transfer destination address of the first data transfer is H'0000.
6. Steps 4 and 5 are repeated endlessly. As repeat mode is specified for the second data transfer, an interrupt request is not sent to the CPU.




Figure 11.13 Chain Transfer when Counter = 0

11.7.3 Software Activation

An example is shown in which the DTC is used to transfer a block of 128 bytes of data by software activation. The transfer source address is H'1000 and the destination address is H'2000. The vector number is H'60, so the vector address is H'04C0.

1. Set MRA to incrementing source address (SM1 = 1, SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), block transfer mode (MD1 = 1, MD0 = 0), and byte size (Sz = 0). The DTS bit can have any value. Set MRB for one block transfer by one interrupt (CHNE = 0). Set the transfer source address (H'1000) in SAR, the transfer destination address (H'2000) in DAR, and 128 (H'8080) in CRA. Set 1 (H'0001) in CRB.
2. Set the start address of the register information at the DTC vector address (H'04C0).
3. Check that the SWDTE bit in DTVECR is 0. Check that there is currently no transfer activated by software.
4. Write 1 to the SWDTE bit and the vector number (H'60) to DTVECR. The write data is H'E0.
5. Read DTVECR again and check that H'60 is set to the vector number. If it is not, this indicates that the write has failed. This is because an interrupt occurred between steps 3 and 4 and led to a different software activation. To activate this transfer, go back to step 3.
6. If the write was successful, the DTC is activated and a block of 128 bytes of data is transferred.
7. After the transfer, an SWDTEND interrupt occurs. The interrupt handling routine should clear the SWDTE bit to 0 and perform other wrap-up processing.

11.8 Usage Notes

11.8.1 Module Standby Mode Setting

DTC operation can be disabled or enabled using the module standby control register. The initial value is for DTC operation to be disabled. When the DTC is used, cancel module standby mode. Register access is disabled in module standby mode. Module standby mode cannot be set while the DTC is activated. For details, see section 6, Power-Down Modes.

11.8.2 DTCE Bit Setting

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all interrupts are disabled, multiple activation sources can be set at one time (only at the initial setting) by writing data after executing a dummy read on the relevant register.

11.8.3 DTC Activation by SCI3, IIC2/SSU and A/D Converter Interrupt Sources

Interrupts and activation sources of the SCI3, IIC2/SSU, and A/D converter are cleared when the DTC reads or writes the prescribed register. Therefore, when the DTC is activated by an interrupt or activation source, the interrupt or activation source will be retained if a read/write of the relevant register is not included in the last chained data transfer.

The above operation is performed regardless of the DISEL bit setting.

Section 12 Event Link Controller

The event link controller (ELC) connects the events generated by the various peripheral modules to different modules. This function allows direct cooperation between the modules without CPU intervention. A block diagram of the ELC is shown in figure 12.1.

12.1 Overview

- Fifty-seven event signals can be directly connected to modules.
- The operation of timer modules can be selected when an event is input to the timer module.
- Events can be connected to ports 3 and 6.

Single port-pin: An event link can be set for a single specific pin of a port.

Port group: An event link can be set for a specific group of bits within an 8-bit port.

In addition, in the specified single pin or group within a port, an event is generated by a change in the value of the linked signals.

- Four channels of events can be generated in arbitrary setting interval using the event-generation timer.




Figure 12.1 Block Diagram of Event Link Controller

12.2 Register Descriptions

The ELC has the following registers.

- Event link control register (ELCR)
- Event link setting registers 0 to 32 (ELSR0 to ELSR32)
- Event link option setting register A (ELOPA)
- Event link option setting register B (ELOPB)
- Event link option setting register C (ELOPC)
- Port-group setting registers 1 and 2 (PGR1, PGR2)
- Port-group control registers 1 and 2 (PGC1, PGC2)
- Port buffer registers 1 and 2 (PDBF1 and PDBF2)
- Event link port setting registers 0 to 3 (PEL0 to PEL3)
- Event-generation timer control register (ELTMCR)
- Event-generation timer interval setting register A (ELTMSA)
- Event-generation timer interval setting register B (ELTMSB)
- Event-generation timer delay selection register (ELTMDR)
- ELC timer counter (ELTMCNT)

12.2.1 Event Link Control Register (ELCR)

Address: H'FF06BC

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	ELCON	—	—	—	—	—	—	—
Value after reset:	0	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
7	ELCON	All event link enable	0: Linkage of all the events are disabled. 1: Linkage of all the events are enabled.	R/W
6 to 0	—	Reserved	These bits are read as 1. The write value should be 1.	—

ELCR controls the operation of the event link controller (ELC) collectively.

12.2.2 Event Link Setting Registers 0 to 32 (ELSR0 to ELSR32)

Address: H'FF0680 to H'FF0684, H'FF0688, H'FF068A to H'FF068C, H'FF068E, H'FF068F, H'FF0692, H'FF0693,
H'FF0695 to H'FF0698, H'FF069D to H'FF06A0

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	ELSn7	ELSn6	ELSn5	ELSn4	ELSn3	ELSn2	ELSn1	ELSn0

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	ELSn7	Event link select n7	00000000: Linkage of the event is disabled. 00000001 to 01100001: Set the number specific to the	R/W
6	ELSn6	Event link select n6	event signal to be linked. Other than the above: Setting prohibited.	R/W
5	ELSn5	Event link select n5		R/W
4	ELSn4	Event link select n4		R/W
3	ELSn3	Event link select n3		R/W
2	ELSn2	Event link select n2		R/W
1	ELSn1	Event link select n1		R/W
0	ELSn0	Event link select n0		R/W

[Legend]

n: 0 to 32 (except 5 to 7, 9, 13, 16, 17, 20, and 25 to 28)

Each of ELSR0 to ELSR32 specifies an event signal to be linked for the peripheral module. Table 12.1 shows the correspondence between ELSR0 to ELSR32 and the peripheral modules. Table 12.2 shows the correspondence between the event signal names and the numbers specific to the signals.

Table 12.1 Correspondence between ELSR and Peripheral Modules

Register Name	Peripheral Module (Functions)
ELSR0	Timer RA
ELSR1	Timer RB
ELSR2* ¹	Timer RC
ELSR3	Timer RD_0 channel 0
ELSR4	Timer RD_0 channel 1
ELSR8	Timer RG
ELSR10	AD converter unit 1
ELSR11* ²	AD converter unit 2
ELSR12* ³	Interrupts 1
ELSR14	Output port-group 1
ELSR15	Output port-group 2
ELSR18	Input port-group 1
ELSR19	Input port-group 2
ELSR21	Single-port 0
ELSR22	Single-port 1
ELSR23	Single-port 2
ELSR24	Single-port 3
ELSR29	Clock oscillator
ELSR30* ³	Interrupts 2
ELSR31	DA converter channel 0
ELSR32	DA converter channel 1

- Notes:
1. Supported only in the H8S/20103R, H8S/20115R, H8S/20323R, and H8S/20335R Groups.
 2. Supported only in the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups.
 3. When a setting of DTC-transfer-end signals (signal number: H'3D) is added to interrupt functions, make the setting for Interrupts 1.

Table 12.2 Correspondence between Event Signal Names and ELSn Bit Values

ELSn7 to ELSn0 Bit Value (Signal Number)	Name of Event Signal to Set ELSR
00000001 (H'01)	Timer RA underflow
00000010 (H'02)	Timer RB underflow
00000011 (H'03)* ¹	Timer RC overflow
00000100 (H'04)* ¹	Timer RC compare-match A
00000101 (H'05)* ¹	Timer RC compare-match B
00000110 (H'06)* ¹	Timer RC compare-match C
00000111 (H'07)* ¹	Timer RC compare-match D
00001000 (H'08)	Timer RD_0 channel 0 overflow
00001001 (H'09)	Timer RD_0 channel 0 compare-match A
00001010 (H'0A)	Timer RD_0 channel 0 compare-match B
00001011 (H'0B)	Timer RD_0 channel 0 compare-match C
00001100 (H'0C)	Timer RD_0 channel 0 compare-match D
00001101 (H'0D)	Timer RD_0 channel 1 overflow
00001110 (H'0E)	Timer RD_0 channel 1 underflow
00001111 (H'0F)	Timer RD_0 channel 1 compare-match A
00010000 (H'10)	Timer RD_0 channel 1 compare-match B
00010001 (H'11)	Timer RD_0 channel 1 compare-match C
00010010 (H'12)	Timer RD_0 channel 1 compare-match D
00100001 (H'21)	Timer RG overflow
00100010 (H'22)	Timer RG underflow
00100011 (H'23)	Timer RG compare-match A
00100100 (H'24)	Timer RG compare-match B
00101001 (H'29)	AD conversion end in AD converter unit 1
00101010 (H'2A)* ²	AD conversion end in AD converter unit 2
00101100 (H'2C)	Input edge detection on input port-group 1
00101101 (H'2D)	Input edge detection on input port-group 2
00101111 (H'2F)	Input edge detection on single input port 0
00110000 (H'30)	Input edge detection on single input port 1
00110001 (H'31)	Input edge detection on single input port 2
00110010 (H'32)	Input edge detection on single input port 3
00110111 (H'37)	Voltage-drop detection in LVD

ELSn7 to ELSn0 Bit Value (Signal Number)	Name of Event Signal to Set ELSR
00111001 (H'39)	CPG backup start
00111010 (H'3A)	WDT increment
00111100 (H'3C)	Timer RE interval (week, day, hour, minute, or second)
00111101 (H'3D)	DTC transfer end
00111110 (H'3E)	Transmit-buffer empty in IIC2/SSU
00111111 (H'3F)	Transmit end in IIC2/SSU
01000000 (H'40)	Receive-buffer full in IIC2/SSU
01000001 (H'41)	Stop-condition detection in IIC2/SSU
01000010 (H'42)	Arbitration loss/overrun error in IIC2/SSU
01000011 (H'43)	NACK detection/conflict error in IIC2/SSU
01001010 (H'4A)	SCI3_1 transmit-buffer empty
01001011 (H'4B)	SCI3_1 transmit end
01001100 (H'4C)	SCI3_1 receive-buffer full
01001101 (H'4D)	SCI3_1 transfer error
01001110 (H'4E)	SCI3_2 transmit-buffer empty
01001111 (H'4F)	SCI3_2 transmit end
01010000 (H'50)	SCI3_2 receive-buffer full
01010001 (H'51)	SCI3_2 transfer error
01010010 (H'52)	SCI3_3 transmit-buffer empty
01010011 (H'53)	SCI3_3 transmit end
01010100 (H'54)	SCI3_3 receive-buffer full
01010101 (H'55)	SCI3_3 transfer error
01011110 (H'5E)	Timer ELC event 0
01011111 (H'5F)	Timer ELC event 1
01100000 (H'60)	Timer ELC event 2
01100001 (H'61)	Timer ELC event 3
Other than the above: Setting prohibited	

- Notes: 1. Selected for the H8S/20103R, H8S/20115R, H8S/20323R, and H8S/20335R Groups.
2. Selected for the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups.

12.2.3 Event Link Option Setting Register A (ELOPA)

Address: H'FF06B5

Bit: b7 b6 b5 b4 b3 b2 b1 b0

TMRAM[2:1]	TMRBM[2:1]	TMRCM[2:1]	TMRD1M[2:1]
------------	------------	------------	-------------

Value after reset: 1 1 1 1 1 1 1 1

Bit	Symbol	Bit Name	Description	R/W
7 6	TMRAM [2:1]	Timer RA operation select	00: Timer starts counting. 01: Timer counts events. 10: Setting prohibited. 11: Events disabled.	R/W
5 4	TMRBM [2:1]	Timer RB operation select	00: Timer starts counting. 01: Timer counts events. 10: Setting prohibited. 11: Events disabled.	R/W
3 2	TMRCM [2:1]* ¹	Timer RC operation select	00: Timer starts counting. 01: Timer counts events. 10: Timer performs input-capture operation.* ² 11: Events disabled.	R/W
1 0	TMRD1M [2:1]	Timer RD_0 channel 0 operation select	00: Timer starts counting. 01: Timer counts events. 10: Timer performs input-capture operation.* ³ 11: Events disabled.	R/W

Notes: 1. Selected only for the H8S/20103R, H8S/20115R, H8S/20323R, and H8S/20335R Groups and reserved in other products. When writing, b'11 should be written.

2. The TRCCNT value is captured by GRD.

3. The TRDCNT_0 value is captured by GRD_0.

ELOPA determines the operation of timer RA, timer RB, timer RC, and timer RD_0 when an event is input to the timer.

12.2.4 Event Link Option Setting Register B (ELOPB)

Address: H'FF06B6

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TMRD2M[2:1]		—	—	—	—	—	—
Value after reset:	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
7, 6	TMRD2M [2:1]	Timer RD_0 channel 1 operation select	00: Timer starts counting. 01: Timer counts events. 10: Timer performs input-capture operation.* 11: Events disabled.	R/W
5 to 0	—	Reserved	These bits are read as 1. The write value should be 1.	—

Note: * The TRDCNT_1 value is captured by GRD_1.

ELOPB determines the operation of timer RD_0 when an event is input to the timer.

12.2.5 Event Link Option Setting Register C (ELOPC)

Address: H'FF06B7

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TMRGM[2:1]		—	—	—	—	—	—
Value after reset:	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
7, 6	TMRGM [2:1]	Timer RG operation select	00: Timer starts counting. 01: Timer counts events. 10: Timer performs input-capture operation.* 11: Events disabled.	R/W
5 to 0	—	Reserved	These bits are read as 1. The write value should be 1.	—

Note: * The TRGCNT value is captured by GRB.

ELOPC determines the operation of timer RG when an event is input to the timer.

12.2.6 Port-Group Setting Registers 1 and 2 (PGR1 and PGR2)

Address: H'FF06A2, H'FF06A3

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PGRn7	PGRn6	PGRn5	PGRn4	PGRn3	PGRn2	PGRn1	PGRn0

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PGRn7	Port-group setting n7	0: The port bit is not specified as the member of the same group.	R/W
6	PGRn6	Port-group setting n6	1: The port bit is specified as the member of the same group.	R/W
5	PGRn5	Port-group setting n5		R/W
4	PGRn4	Port-group setting n4		R/W
3	PGRn3	Port-group setting n3		R/W
2	PGRn2	Port-group setting n2		R/W
1	PGRn1	Port-group setting n1		R/W
0	PGRn0	Port-group setting n0		R/W


[Legend]

n: 1 or 2

PGR specifies each port bit in the same 8-bit I/O port as the member of a group. One to eight port bits can be specified as the members of the same group as required. The correspondence between PGR and ports is shown in table 12.3.

12.2.7 Port-Group Control Registers 1 and 2 (PGC1 and PGC2)

Address: H'FF06A6, H'FF06A7



Value after reset: 1 0 0 0 1 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is read as 1. The write value should be 1.	—
6 to 4	PGCOn[2:0]	Port group operation select	000: 0 is output when the event is input. 001: 1 is output when the event is input. 010: The toggled (inverted) value is output when the event is input. 011: The buffer value is output when the event is input. 1XX: The bit value is sifted out in the group (from MSB to LSB) when the event is input.	R/W
3	—	Reserved	This bit is read as 1. The write value should be 1.	—
2	PGCOVEn	PDBF overwrite	0: Overwriting PDBF is disabled. 1: Overwriting PDBF is enabled.	R/W
1, 0	PGCIn[1:0]	Event output edge select	00: Event is generated upon detection of the rising edge of the external input signal. 01: Event is generated upon detection of the falling edge of the external input signal. 1X: Event is generated upon detection of both the rising and falling edge of the external input signal.	R/W

[Legend]

n: 1 or 2

X: Don't care.

For the output port-group, PGC specifies the form of outputting the signal externally via the port when the event signal is input. For the input port-group, PGC enables/disables overwriting of PDBF and specifies the conditions of event generation (edge of the externally input signal).

The correspondence between PGC and ports is shown in table 12.3.

12.2.8 Port Buffer Registers 1 and 2 (PDBF1 and PDBF2)

Address: H'FF06AA, H'FF06AB

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PDBFn7	PDBFn6	PDBFn5	PDBFn4	PDBFn3	PDBFn2	PDBFn1	PDBFn0

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PDBFn7	Port buffer n7	Data is transferred between PDR and PDBF when an event is input. Write access to the bit specified as a member of the input port-group by the CPU is invalid. For details, see section 12.3, Operation.	R/W
6	PDBFn6	Port buffer n6		R/W
5	PDBFn5	Port buffer n5		R/W
4	PDBFn4	Port buffer n4		R/W
3	PDBFn3	Port buffer n3		R/W
2	PDBFn2	Port buffer n2		R/W
1	PDBFn1	Port buffer n1		R/W
0	PDBFn0	Port buffer n0		R/W

[Legend]

n: 1, 2


PDBF is an 8-bit readable/writable register used in combination with PGR. For PDBF operations, see section 12.3, Operation. The correspondence of PDBF and PDR is shown in table 12.3.

Table 12.3 Registers Related to Port-Groups and Corresponding Port Numbers

Port Group Setting Register (PGR)	Port Group Control Register (PGC)	Port Buffer Register (PDBF)	Port Number
PGR1	PGC1	PDBF1	Port 3
PGR2	PGC2	PDBF2	Port 6

12.2.9 Event Link Port Setting Registers 0 to 3 (PEL0 to PEL3)

Address: H'FF06AD to H'FF06B0



Value after reset: 1 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is read as 1. The write value should be 1.	—
6 5	PSMn[1:0]	Event link specification	<ul style="list-style-type: none"> • For the output port, data to be output from the port is specified. 00: 0 is output when the event is input. 01: 1 is output when the event is input. 1X: The toggled (inverted) value is output when the event is input. • For the input port, the edge on which the event is to be output is specified. 00: Event is output upon detection of the rising edge. 01: Event is output upon detection of the falling edge. 1X: Event is output upon detection of both the rising and falling edge. 	R/W
4 3	PSPn[4:3]	Port number specification	00: Do not set this value. 01: Port 3 (corresponding to PGR1) 10: Port 6 (corresponding to PGR2) 11: Do not set this value.	R/W
2	PSPn2	Bit number specification	A bit number in an 8-bit port is specified.	R/W
1	PSPn1	Bit number specification		R/W
0	PSPn0	Bit number specification		R/W

[Legend]

n: 0 to 3

X: Don't care.

PEL specifies the 1-bit port (hereinafter referred to as a single-port) to which an event is to be linked, the port operation upon the event signal input, and the conditions of event generation. With this LSI, a total of four bits in either port 3 or port 6 (8-bit ports) can be specified as single-ports.

12.2.10 Event-Generation Timer Control Register (ELTMCR)

Address: H'FF06B8

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TMRSTR	—	—	—	CLSRS[3:0]			

Value after reset: 0 1 1 1 0 0 0 0


Bit	Symbol	Bit Name	Description	R/W
7	TMRSTR	Timer count start	0: Counter is stopped. 1: Counter is incremented.	R/W
6 to 4	—	Reserved	These bits are read as 1. The write value should be 1.	—
3 to 0	CLSRS[3:0]	Clock source (ϕ ELC) select	0000: ϕ 0001: $\phi/2$ 0010: $\phi/4$ 0011: $\phi/8$ 0100: $\phi/16$ 0101: $\phi/32$ 0110: $\phi/64$ 0111: $\phi/128$ 1000: $\phi/256$ 1001: $\phi/512$ 1010: $\phi/1024$ 1011: $\phi/2048$ 1100: $\phi/4096$ 1101: $\phi/8192$ 1110: Reserved (Counter is stopped.) 1111: Reserved (Counter is stopped.)	R/W

Note: Be sure to stop the counter before changing the clock source.

ELTMCR controls the ELTMCNT operation and selects the clock source.

12.2.11 Event-Generation Timer Interval Setting Register A (ELTMSA)

Address: H'FF06B9



Value after reset: 1 0 0 0 1 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 4	C1CLS[3:0]*	Channel 1 event-generation interval select	0000: Clock source ϕ ELC/1 0001: Clock source ϕ ELC/2 0010: Clock source ϕ ELC/4 0011: Clock source ϕ ELC/8 0100: Clock source ϕ ELC/16 0101: Clock source ϕ ELC/32 0110: Clock source ϕ ELC/64 0111: Clock source ϕ ELC/128 1000: Clock source ϕ ELC/256 (initial value) 1001: Clock source ϕ ELC/512 1010: Clock source ϕ ELC/1024 1011: Clock source ϕ ELC/2048 1100: Clock source ϕ ELC/4096 1101: Clock source ϕ ELC/8192 1110: Clock source ϕ ELC/16384 1111: Clock source ϕ ELC/32768	R/W

Bit	Symbol	Bit Name	Description	R/W
3 to 0	C0CLS[3:0]*	Channel 0 event-generation interval select	0000: Clock source ϕ ELC/1 0001: Clock source ϕ ELC/2 0010: Clock source ϕ ELC/4 0011: Clock source ϕ ELC/8 0100: Clock source ϕ ELC/16 0101: Clock source ϕ ELC/32 0110: Clock source ϕ ELC/64 0111: Clock source ϕ ELC/128 1000: Clock source ϕ ELC/256 (initial value) 1001: Clock source ϕ ELC/512 1010: Clock source ϕ ELC/1024 1011: Clock source ϕ ELC/2048 1100: Clock source ϕ ELC/4096 1101: Clock source ϕ ELC/8192 1110: Clock source ϕ ELC/16384 1111: Clock source ϕ ELC/32768	R/W


Notes: Be sure to stop the counter (the TMRSTR bit in ELTMCR is 0) before switching an event generation interval.

- * While system operation clock ϕ has been selected as a clock source (the CLSRS[3:0] bits in ELTMCR are B'0000), do not set to B'0000 to the C1CLS[3:0] and C0CLS[3:0] bits.

ELTMSA determines the event-generation interval for channels 0 and 1, and sets the division ratio for the clock source specified by ELTMCR.

12.2.12 Event-Generation Timer Interval Setting Register B (ELTMSB)

Address: H'FF06BA



Value after reset: 1 0 0 0 1 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 4	C3CLS[3:0]*	Channel 3 event-generation interval select	0000: Clock source ϕ ELC/1 0001: Clock source ϕ ELC/2 0010: Clock source ϕ ELC/4 0011: Clock source ϕ ELC/8 0100: Clock source ϕ ELC/16 0101: Clock source ϕ ELC/32 0110: Clock source ϕ ELC/64 0111: Clock source ϕ ELC/128 1000: Clock source ϕ ELC/256 (initial value) 1001: Clock source ϕ ELC/512 1010: Clock source ϕ ELC/1024 1011: Clock source ϕ ELC/2048 1100: Clock source ϕ ELC/4096 1101: Clock source ϕ ELC/8192 1110: Clock source ϕ ELC/16384 1111: Clock source ϕ ELC/32768	R/W

Bit	Symbol	Bit Name	Description	R/W
3 to 0	C2CLS[3:0]*	Channel 2 event-generation interval select	0000: Clock source ϕ ELC/1 0001: Clock source ϕ ELC/2 0010: Clock source ϕ ELC/4 0011: Clock source ϕ ELC/8 0100: Clock source ϕ ELC/16 0101: Clock source ϕ ELC/32 0110: Clock source ϕ ELC/64 0111: Clock source ϕ ELC/128 1000: Clock source ϕ ELC/256 (initial value) 1001: Clock source ϕ ELC/512 1010: Clock source ϕ ELC/1024 1011: Clock source ϕ ELC/2048 1100: Clock source ϕ ELC/4096 1101: Clock source ϕ ELC/8192 1110: Clock source ϕ ELC/16384 1111: Clock source ϕ ELC/32768	R/W


Notes: Be sure to stop the counter (the TMRSTR bit in ELTMCR is 0) before switching an event generation interval.

- * While system operation clock ϕ has been selected as a clock source (the CLSRS[3:0] bits in ELTMCR are B'0000), do not set to B'0000 to the C3CLS[3:0] and C2CLS[3:0] bits.

ELTMSB determines the event-generation interval for channels 2 and 3, and sets the division ratio for the clock source specified by ELTMCR.

12.2.13 Event-Generation Timer Delay Selection Register (ELTMDR)

Address: H'FF06BB



Value after reset: 0 0 0 0 0 0 0 0


Bit	Symbol	Bit Name	Description	R/W
7, 6	C3DLY[1:0]	Channel 3 delay select	00: No delay 01: 1 clock cycle 10: 2 clock cycles 11: 3 clock cycles	R/W
5, 4	C2DLY[1:0]	Channel 2 delay select	00: No delay 01: 1 clock cycle 10: 2 clock cycles 11: 3 clock cycles	R/W
3, 2	C1DLY[1:0]	Channel 1 delay select	00: No delay 01: 1 clock cycle 10: 2 clock cycles 11: 3 clock cycles	R/W
1, 0	C0DLY[1:0]	Channel 0 delay select	00: No delay 01: 1 clock cycle 10: 2 clock cycles 11: 3 clock cycles	R/W

Note: When clock source ϕ ELC/1 is selected as an event-generation interval in ELTMSA or ELTMSB, there is no delay regardless of settings of the above bits.

ELTMDR determines the necessary delay time, which is the time from the specified event-generation timing (= interval) to the actual generation timing of the event in terms of the cycles of the selected clock source.

12.2.14 ELC Timer Counter (ELTMCNT)

Address: H'FF06C0



Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ELTMCNT is a 16-bit readable/writable up-counter. To select the input clock signal to be supplied to the counter, use the CLSRS[3:0] bits in ELTMCR. ELTMCNT cannot be accessed in 8-bit units; it must always be accessed in 16-bit units. The initial value of ELTMCNT is H'0000.

To set the event-generation interval to the time from starting of the timer to generation of the first event, set the counter to 0.

12.3 Operation

12.3.1 Relation between Interrupt Processing and Event Linking

The modules incorporated in this LSI are provided with the interrupt request status flags and the bits to enable/disable these interrupt requests. When an interrupt request is generated in a module, the corresponding interrupt request status flag is set. If the corresponding interrupt request is enabled then, the interrupt requested is issued to the CPU.

In contrast, the ELC uses interrupt requests (hereinafter referred to as events) generated in modules as event signals that directly activate other modules. This means that the event signal can be used whether or not the interrupt signal is enabled. Figure 12.2 shows the relation between the interrupt processing and ELC.




Figure 12.2 Relation between Interrupt Processing and ELC

12.3.2 Event Linkage

When an event has been set as a trigger in the event-link setting registers (ELSR0 to ELSR32) and then occurs, that event is linked with the corresponding module (activate the module). Only one type of event can be connected with one module. When a module is to be activated by the event-link controller, the operation of the module must be set up in advance. Table 12.4 lists the operations of modules when an event is input.

Table 12.4 Operations of Modules when Event is Input

Module	Operations when Event is Input		
Timer RA	Each timer operates differently depending on the setting of the relevant event link option setting register as below.		
Timer RB			
Timer RC	<ul style="list-style-type: none"> • Starts counting when an event signal is input. 		
Timer RD	<ul style="list-style-type: none"> • Counts the input events. 		
Timer RG	<ul style="list-style-type: none"> • Performs input-capture operation when an event is input. (except timer RA and timer RB) 		
A/D converter	Starts A/D conversion when an event signal is input.		
D/A converter	Starts D/A conversion when an event signal is input.		
Output ports	The value of PDR (port data register) changes when an event signal is input. (The value of the signal to be output from the relevant external pin changes.)	Port-groups	The port-group operates differently depending on the settings as below. <ul style="list-style-type: none"> • Changes the PDR value to the specified value. • Transfers the PDBF values to the PDR. • Shifts out the bit value.
		Single-ports	Changes the PDR value to the specified value.
Input ports	When the signal value of the input pin changes. When an event is input	Port-groups	Generates an event.
		Single-ports	
		Port-groups	Transfers the signal value of the external pin to PDBF.
		Single-ports	Event connection is impossible.
Clock oscillator	Switches the clock source to the low-speed on-chip oscillator operation.		
Interrupt controller	Issues an interrupt request to the CPU, and the DTC starts to transfer data.		

12.3.3 Operation of Peripheral Timer Modules When Event is Input

Three different operations are performed depending on the ELOP settings when an event is input.

- Counting-Start Operation
When an event is input, the timer starts counting, which sets the count start bit* in each timer control register to 1. An event that is input while the count start bit is 1 is invalid.
- Event-Counter Operation
Event-input is selected as the timer clock source and the timer counts events.
- Input-Capture Operation
When an event is input, the timer performs input-capture operation.

Note: * See the descriptions on the bit in the relevant timer section.

12.3.4 Operation of A/D and D/A Converters When Event is Input

The A/D and D/A converter start A/D and D/A conversion, respectively, which sets the start bits* in the A/D control register and the output enable bits* in the D/A control register to 1.

Note: * See the descriptions on the bit in the A/D and D/A converter sections.

12.3.5 Port Operation upon Event Input and Event Generation

The port operation to be performed upon event input to the port can be set and the operation causing the port to generate an event can be set.

(1) Single-Ports and Port-Groups

There are two event link modes: event link to single-ports and event link to port-groups. In the former mode, events can be connected to single-ports in an 8-bit port. In the latter mode, events can be connected to port-groups consisting of any two or more bits in the same 8-bit port.

A single-port can be set by specifying any one bit in the port* to which an event can be connected using the PEL register. A port-group can be set by specifying any two or more bits in the port* to which an event can be connected using the PGC register. One input port-group and one output port-group can be set in the same port.

If the port bit is specified as both a single-port and a member of a port-group, both functions are effective when the relevant port is input, whereas only the group-port function is effective when the relevant port is output.

The input or output direction of ports can be selected using the PCR register.

Note: Port 3 and port 6

(2) Event Generation by Input Single-Ports

An input single-port generates an event when the signal value of the external pin connected to the relevant port changes. The event-generation condition is specified using the PEL0 to PEL3 registers. An example of operation is shown in figure 12.3.

(3) Output Single-Port Operation upon Event Input

When an event is input to an output single-port, the PDR value of the relevant port changes. The specific change of the PDR value is specified using the PEL0 to PEL3 registers. Thus, the change of the PDR value changes the signal value of the external pin connected to the relevant port. An example of operation is shown in figure 12.3.

(4) Input Port-Group Operation upon Event Input and Event Generation

An input port-group generates an event when the signal value of any one of the external pins connected to the relevant port-group changes. The event-generation condition is specified using the PGC1 and PGC2 registers. When an event is input to an input port-group, the signal value of the external pin upon event input is transferred to PDBF. In this case, only the values of the bits specified as members of the input port-group are transferred. An example of operation is shown in figure 12.4.

(5) Output Port-Group Operation upon Event Input

When an event is input to an output port-group, the PDR values change to the values according to the PGC1 or PGC2 settings. An example of operation is shown in figure 12.5.




Figure 12.3 Event Linkage related to Single-Ports




Figure 12.4 Event Linkage related to Input Port-Groups

(6) Operation of Port Buffer Registers

(a) Input Port-Groups

When an event is input to an input port-group, the signal value of the external pin of the bit specified as the members of the input port-group is transferred to PDBF. If another event is input to the input port-group in this state, the current PDR value is transferred or not depending on the PGCOVE bit setting in PGC as described below.

- PGCOVE = 0 (overwriting PDBF is disabled)
If the PDBF value that has been transferred upon the latest event input has already been read by the CPU (or transferred by the DTC), the signal value of the external pin is transferred to PDBF. If not read, the signal value of the external pin is not transferred and the input event is invalid.
- PGCOVE = 1 (overwriting PDBF is enabled)
When another event is input to an input port-group, the signal value of the external pin is transferred to PDBF.

(b) Output Port-Groups

If an output port-group is specified so that it should output the PDBF value, the PDBF value is transferred to PDR when an event is input to the output port-group. In this case, only the values of the bits specified as the members of the output port-group are transferred

If an output port-group is specified so that it should shift out the bit values in the group (PGCO bits = 1xx in PGC), the PDBF data is transferred to PDR, and then the PDR value is shifted bit by bit from MSB to LSB. The initial value to be output to the port-group should be provided in PDBF.

Examples of operation are shown in figures 12.5 and 12.6.

(7) Restrictions on Writing to PDR or PDBF by CPU

When the ELCON bit in ELCR is set to 1, write access to the following registers is invalid.

- If bits are specified as members of the input port-group and the event-linkage is set for the port-group, write access to the relevant bits in PDBF by the CPU is invalid.
- If port bits are specified as members of the output port-group, write access to the relevant bits in PDR by the CPU is invalid.
- If a port bit is specified as an output single-port and the event-linkage is set (by ELSR) for the port, write access to the relevant bit in PDR by the CPU is invalid.




Figure 12.5 Event Linkage related to Output Port-Groups




Figure 12.6 Bit-Shifting Operation of Output Port-Groups

12.3.6 Event-Generation Timer

The event-generation timer can generate an event at specified interval. The generated event can be connected to another module. The features of the timer are given below.

- The interval can be generated using the 16-bit free-running counter.
- The delay time (of 0 to 3 counter clock cycles) can be set, which is the time from the set event-generation timing (= interval) to actual generation of the event.
- Four-channel event output is available (figure 12.8).




Figure 12.7 Block Diagram of Event-Generation Timer




Figure 12.8 Operation of Event-Generation Timer

12.3.7 Procedure for Linking Events

The following describes the procedure for linking events.

1. Set the operation of the module to which an event is to be linked.
2. To the ELSRn register corresponding to the module to which an event signal is to be linked, set the number of the event signal.
3. If events are to be linked to timers, set the ELOPA to ELOPC registers corresponding to the timers as required.
4. Set the ELCON bit in ELCR to 1, which enables linkage of all the events.
5. Set the operation of the module from which an event is output, and start the module. This allows the event output from the module to start the module to which an event is linked as specified.
6. To stop event linkage of some independent modules, set B'00000000 to the ELSn7 to ELSn0 bits in the ELSRn corresponding to the modules. To stop linkage of all the events, clear the ELCON bit in ELCR to 0.

If events are linked to ports, set the registers corresponding to the ports as below.

- PDR: Set the initial values of the output ports.
- PCR: Set the I/O direction of the ports.
- PGR: If ports are used as a port-group, set the ports (in bit units) to be grouped.
- PGC: Set the operation of the port-group.
- PEL: If ports are used as single-ports, set the ports, the operation of the ports when an event is input, and the condition when an event is generated.

Section 13 Timer RA

The timer RA is an 8-bit reload timer with a prescaler. The prescaler and the timer are comprised of a reload register and a counter, respectively.

13.1 Overview

- Operating mode: 5 modes
 Timer mode: Counts internal count sources.
 Pulse output mode: Counts internal count sources and produces a toggle output in timer underflow.
 Event counter mode: Counts external events.
 Pulse width measurement mode: Measures the pulse width of external pulses.
 Pulse cycle measurement mode: Measures the pulse cycle of external pulses.
- Selection of nine count sources
 ϕ , $\phi/2$, $\phi/8$, $\phi/32$, $\phi/64$, $\phi/128$, ϕ_{sub} , or an external event input to the TRAIO pin.
- An interrupt generated on an underflow of the counter




Figure 13.1 Block Diagram of Timer RA

Table 13.1 shows the timer RA input/output pins.

Table 13.1 Pin Configuration

Name	Abbreviation	I/O	Function
Timer RA input/output	TRAI0	I/O	External event input and pulse input/output
Timer RA output	TRAO	Output	Inverted pulse output of TRAI0 output

13.2 Register Descriptions

The timer RA has the following registers:

- Timer RA control register (TRACR)
- Timer RA I/O control register (TRAI0C)
- Timer RA mode register (TRAMR)
- Timer RA prescaler register (TRAPRE)
- Timer RA timer register (TRATR)
- Timer RA interrupt request status register (TRAIR)

13.2.1 Timer RA Control Register (TRACR)

Address: H'FF06F0

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	TUNDF	TEDGF	—	TSTOP	TCSTF	TSTART

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7, 6	—	Reserved	These bits are read as 0. The write valued should be 0.	—
5	TUNDF	Timer RA underflow flag	[Setting condition] <ul style="list-style-type: none"> When timer RA underflows from H'00 to H'FF. [Clearing condition] <ul style="list-style-type: none"> When 0 is written to this bit* 	R/W
4	TEDGF	Valid edge detection flag	[Setting conditions] <ul style="list-style-type: none"> When the pulse width measurement is completed with TSTART in TRACR = 1, in pulse width measurement mode. When the timer RA prescaler underflows at the second time after a valid edge of the measurement pulse is input, in pulse cycle measurement mode. [Clearing condition] <ul style="list-style-type: none"> When 0 is written to this bit* 	R/W
3	—	Reserved	This bit is read as 0. The write value should be 0.	—
2	TSTOP	Timer RA count forced stop	0: Timer RA counting is continued. 1: Timer RA counting is forcedly stopped.	R/W

Bit	Symbol	Bit Name	Description	R/W
1	TCSTF	Timer RA count status flag	0: Timer RA counting has been stopped. 1: Timer RA counting is in progress. [Setting condition] <ul style="list-style-type: none"> • When 1 is written to TSTART and counting is started. • The start of counting after ELOPA of the event link controller is selected counting by timer RA, the specified event is occurred, and the TSTART bit is set to 1. [Clearing condition] <ul style="list-style-type: none"> • When 0 is written to TSTART and counting is stopped. • When 1 is written to TSTOP and counting is stopped. 	R
0	TSTART	Timer RA count start	0: Timer RA counting is stopped. 1: Timer RA counting is started.	R/W

Notes: 1. A MOV instruction should be used to write 0 to this register.
 2. The timer RA registers should not be accessed until the TCSTF bit changes after the TSTART bit is set, apart from TRACR which can be read at any time during timer operation.

TRACR controls the timer RA counter and indicates the timer RA state.

- TSTOP bit (timer RA count forced stop)
 Setting this bit to 1 initializes the counter of the timer and the prescaler, bits TSTART and TCSTF, and timer outputs. This bit is always read as 0.

13.2.2 Timer RA I/O Control Register (TRAIOC)

Address: H'FF06F1



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7, 6	TIOGT[1:0]	TRAIO event input control	00: Input control is not performed. (Events are always enabled.) 01: Input control is performed. (Events are enabled when IRQ2 input is high.) 10: Setting prohibited 11: Setting prohibited	R/W
5, 4	TIPF[1:0]	TRAIO input filter select	00: No filter operation 01: Filtered (Sampled at ϕ) 10: Filtered (Sampled at $\phi/8$) 11: Filtered (Sampled at $\phi/32$) These bits should be set to B'00 in timer mode and pulse output mode.	R/W
3	TIOSEL	TRAIO input select	0: Input from the TRAIO pin 1: Input from the LIN	R/W
2	TOENA	TRAO output enable	0: TRAO outputs are disabled. 1: TRAO outputs are enabled. This bit should be set to 0 except in event counter mode and pulse output mode.	R/W
1	TOPCR	TRAIO output control	0: TRAIO outputs are enabled. 1: TRAIO outputs are disabled. This bit should be set to 0 except in pulse output mode.	R/W


Bit	Symbol	Bit Name	Description	R/W
0	TEDGSEL	Input/output polarity switch	<ul style="list-style-type: none"> • Timer mode <ul style="list-style-type: none"> 0: This bit should be set to 0. • Pulse output mode <ul style="list-style-type: none"> 0: The initial value of TRAI0 output is set at a high level. 1: The initial value of TRAI0 output is set at a low level. • Event count mode <ul style="list-style-type: none"> 0: Counter incremented at the TRAI0 input rising edge. The initial value of TRAI0 output is set at a low level. 1: Counter incremented at the TRAI0 input falling edge. The initial value of TRAI0 output is set at a high level. • Pulse width measurement mode <ul style="list-style-type: none"> 0: Measures the low-level width of TRAI0 input. 1: Measures the high-level width of TRAI0 input. • Pulse cycle measurement mode <ul style="list-style-type: none"> 0: Measures from the rising edge of the measurement pulse to the next rising edge. 1: Measures from the falling edge of the measurement pulse to the next falling edge. 	R/W

Note: When TCSTF = 1, do not rewrite this register.

- TIOGT[1:0] bit (TRAI0 event input control 1 and 0)
These bits control input events in event counter mode.
- TIPF[1:0] bit (TRAI0 input filter select 1 and 0)
If filtered operation is selected, the input is determined when the same value is sampled three times in succession from the TRAI0 pin.

13.2.3 Timer RA Mode Register (TRAMR)

Address: H'FF06F2



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	TCKCUT	Timer RA count source cutoff	0: Count source is supplied. 1: Count source is cut off.	R/W
6 to 4	TCK[2:0]	Timer RA count source select	000: ϕ 001: $\phi/8$ 010: Setting prohibited 011: $\phi/2$ 100: ϕ_{sub} 101: $\phi/32$ 110: $\phi/64$ 111: $\phi/128$	R/W
3	—	Reserved	This bit is read as 0. The write value should be 0.	—
2 to 0	TMOD[2:0]	Timer RA operating mode select	000: Timer mode 001: Pulse output mode 010: Event count mode 011: Pulse width measurement mode 100: Pulse cycle measurement mode 101: Setting prohibited 110: Setting prohibited 111: Setting prohibited	R/W

Note: The counting should be stopped (when both the TSTART and TCSTF bits in TRACR are 0) when this register is modified.

- TCK[2:0] bit (timer RA count source select)
A count source is selected if the mode is not the event count mode.
- TMOD[2:0] bit (timer RA operating mode select)
Writing to TRAMR initializes the output level.

13.2.4 Timer RA Interrupt Enable Status Register (TRAIR)

Address: H'FF06F5


Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TRAIE	TRAIF	—	—	—	—	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	TRAIE	Timer RA interrupt request enable	0: Timer RA interrupt requests are disabled. 1: Timer RA interrupt requests are enabled.	R/W
6	TRAIF	Timer RA interrupt request flag	[Setting conditions] <ul style="list-style-type: none"> When the timer RA underflows. When the input pulse measurement is completed in pulse width measurement mode. When the timer RA prescaler underflows at the second time after a valid edge of measurement pulse is input, in pulse cycle measurement mode. [Clearing condition] <ul style="list-style-type: none"> When 1 is read from the bit and then 0 is written to. 	R/W
5 to 0	—	Reserved	This bit is read as 0. The write value should be 0.	—

13.2.5 Timer RA Prescaler Register (TRAPRE)

Address: H'FF06F3



Value after reset: 1 1 1 1 1 1 1 1


TRAPRE consists of a reload register and an 8-bit counter, each with an initial value of H'FF.

If a down-count is performed using the count source selected with TRAMR and an underflow occurs, the value of the reload register is loaded to the counter. The underflow becomes a count source for TRATR.

The reload register and the counter are assigned to the same address. On write, a value is written to the reload register, and on read, a counter value is read. During a write to TRAPRE the load timing from the reload register to the counter differs between counting in progress and counting stopped. Writing to TRAPRE when counting is stopped causes the data to be written to both the reload register and the counter. Writing to TRAPRE during counting causes the new value to be written to the reload register after four cycles of count source, and to be loaded to the counter in synchronization with the next count source.

13.2.6 Timer RA Timer Register (TRATR)

Address: H'FF06F4



Value after reset: 1 1 1 1 1 1 1 1

TRATR consists of a reload register and an 8-bit counter, each with an initial value of H'FF. TRATR performs a down-count of the prescaler underflows. When an underflow occurs in TRATR, the value of the reload register is loaded to the counter and a timer RA interrupt request is generated at the same time.

The reload register and the counter are assigned to the same address. On write, a value is written to the reload register, and on read, a counter value is read. However, on read in pulse cycle measurement mode, a value in the read buffer is read. During a write to TRATR the load timing from the reload register to the counter differs between counting in progress and counting stopped. Writing to TRATR when counting is stopped causes the data to be written to both the reload register and the counter. Writing to TRATR during counting causes the new value to be written to the reload register in synchronization with an underflow of the prescaler first after four counts of the count source, and to be loaded to the counter in synchronization with the next underflow of the prescaler.

TRAPRE and TRATR should not be set to H'00 at the same time.

13.3 Operation

13.3.1 Operations Common to Various Modes

(1) Starting and Stopping Operation

Writing the value 1 to the TSTART bit in TRACR starts counting in a set operating mode; writing the value 0 to the TSTART bit stops the counting. The prescaler counts down in the counter clock cycle to be input into the prescaler. The timer counts down using the underflow of the prescaler as a count source.

(2) Forced Termination of Operation

Writing 1 to the TSTOP bit in TRACR stops the counting forcibly. When the counting is stopped, the timer counter, the prescaler counter, and any associated flags are initialized while the reload registers of the prescaler and the timer counter are retained.

(3) Interrupt Request

An interrupt request is generated on the underflow of the timer RA counter.

(4) Reading and Writing Count Value

Reading registers TRAPRE and TRATR reads count values from each register. If a write is performed to TRAPRE or TRATR when the counting is stopped, a specified value is written to both the reload register and the counter.

If a write is performed to the TRAPRE register during counting, first a set value is written to the reload register in synchronization with the count source after four cycles of count source, and the set value is then transferred to the prescaler counter in synchronization with the next count source. If a write is performed to the TRATR register, a set value is written to the reload register in synchronization with the underflow of the prescaler after four cycles of count source, and the set value is transferred to the timer counter in synchronization the next underflow of the prescaler. For this reason, if a write is performed to TRAPRE or TRATR during counting, the value of the counter is not updated immediately after the execution of the write command. Figure 13.2 shows an example operation where a count value is rewritten when the timer RA is counting.




Figure 13.2 Rewriting Count Value When Timer RA Counting is in Progress

13.3.2 Timer Mode

This mode counts internal clocks as a count source. Setting the TMOD[2:0] bits in TRAMR to B'000 activates the timer mode operation. A count source is selected in terms of the TCK[2:0] bits in TRAMR.

13.3.3 Pulse Output Mode

This mode counts internal clocks as a count source, and toggle-outputs pulses from the TRAI0 pin each time the counter underflows. Setting the TMOD[2:0] bits in TRAMR to B'001 activates pulse the output mode operation. A count source is selected using the TCK[2:0] bits in TRAMR. The initial output value of the pin is set using the TEDGSEL bit in TRAI0C. By setting the TOENA bit in TRAI0C, a reverse output can be output from the TRAO pin to the TRAI0 pin.

13.3.4 Event Counter Mode

This mode counts external events that are input from the TRAI0 pin as a count source. Setting the TMOD[2:0] bits in TRAMR to B'010 activates the event-counter mode operation. By setting the TEDGSEL bit in TRAI0C, it is possible to specify whether counting is to be performed on the rising or falling edge of an input event from the TRAI0 pin. Also, by setting the TIOGT[1:0] bits in TRAI0C, a function enables external event input when the IRQ2 pin is at a high level. Setting the TIPF[1:0] bits in TRAI0C allows applying a filter to external event input. Similar to the pulse output operation mode, a toggle can be output from the TRAO pin in synchronization with an underflow of the timer counter. In event counter mode, even if 1 is written to the TSTART bit, the value of the TCSTF bit will not become 1 unless the corresponding event signal is input. If the event signal is input while TCSTF = 0, the counter value will be the number of times the event has occurred minus 3. If the event signal is input while TCSTF=1, the number time the event has occurred = counter value.

13.3.5 Pulse Width Measurement Mode

This mode measures the pulse width of external signals that are input from the TRAI0 pin. Setting the TMOD[2:0] bits in TRAMR to B'011 activates the pulse width measurement mode operation. A count source is selected in terms of the TCK[2:0] bits in TRAMR. The TEDGSEL bit in TRAI0C can be used to specify whether the low-level width or the high-level width of input pulses is to be measured. Setting the TIPF[1:0] bits in TRAI0C allows applying a filter to external pulse input. Figure 13.3 shows an operation example of pulse width measurement mode.




Figure 13.3 Operation Example of Pulse Width Measurement Mode

13.3.6 Pulse Cycle Measurement Mode

This mode measures the cycle of external pulses that are input from the TRAI0 pin. Setting the TMOD[2:0] bits in TRAMR to B'100 activates the pulse cycle measurement operation. The TEDGSEL in TRAI0C can be used to specify whether the period from the falling edge to another falling edge of the input pulse of the TRAI0 pin is to be measured or the period from the rising edge to another rising edge is to be measured. Setting the TIPF[1:0] bits in TRAI0C also enables to apply a filter to external pulse input. Count sources are selected using the TCK[2:0] bits in TRAMR.

After the start of timer counting, each time a valid input edge is input from the TRAI0 pin, a value is transferred from the counter of the timer RA to the read buffer in synchronization with the underflow of the timer RA prescaler. The value in the read buffer is retained until the timer RA register is read. Also, after a value is transferred to the read buffer, a value is transferred from the reload register to the counter in synchronization with the next underflow of the timer RA prescaler. Reading of the read buffer should not be performed until the TEDGF bit in TRACR is set to 1. An interrupt request is generated either when the TEDGF bit in TRACR is set to 1 or when the timer RA counter underflows.

For pulse input to the TRAI0 pin, pulses with a cycle greater than double the cycle of the timer RA prescaler should be input. Also, input pulses for which the high pulse width and the low pulse width are greater than the cycle of the timer RA prescaler. If pulses with a short cycle are input, the input is ignored in some cases.

Figure 13.4 shows an operation example of pulse cycle measurement mode.

13.3.7 Operation through an Event Link

Using the event link controller (ELC), timer RA can be made to operate in the following ways in relation to events occurring in other modules.

(1) Starting Counter Operation

The start of counting operations by timer RA can be selected by the ELOPA register of the ELC. When the event specified in ELSR0 occurs, the TSTART bit in the TRACR is set to 1, which starts counting by timer RA. However, if the specified event occurs when the TCSTF flag has already been set to 1, that event is not effective.

(2) Counting Events

The counting of events by timer RA can be selected by the ELOPA register of the ELC. When the event specified in ELSR0 occurs, event-counter operation proceeds with that event as the source to drive counting, regardless of the setting in the TCK[2:0] bits in TRAMR. When event-counter operation is to be employed, set the TSTART bit in TRACR to 1 beforehand. When the value of the counter is read, the value read out is the actual number of input events minus three.




Figure 13.4 Operation Example of Pulse Cycle Measurement Mode

13.4 Usage Notes

1. The prescaler and timer are read out per byte inside the microcomputer even when they are read out in 16-byte unit. Therefore, the timer value can be updated while those two registers are read out.
2. The TEDGF and TUNDF bits in TRACR used in pulse width and pulse cycle measurement modes assume the value 0 when 0 is written by a program and do not change if 1 is written. If one flag is set to 0 by a program, use the MOV instruction to write 1 to the other flag. In this manner, unintended flag changes can be prevented.
3. When a transition is made to pulse width or pulse cycle measurement mode from another mode, the TEDGF and TUNDF bits are undefined. Timer RA counting should be started by writing 0 to the TEDGF and TUNDF bits.
4. In some cases, the TEDGF bit becomes 1 on the first timer RA prescaler underflow signal that is generated after the start of counting.
5. When using the pulse cycle measurement mode, set the TEDGF bit to 0 by allowing a length of time 2 cycles or greater of the timer RA prescaler after the counting process is started.
6. After 1 is written to the TSTART bit when counting is stopped, the TCSTF bit remains 0 for the number of cycle of count source. Registers associated with the timer RA except the TRACR for reading should not be accessed until the TCSTF bit becomes 1. Counting starts from a valid edge of the first count source after the TCSTF bit becomes 1.
After 0 is written to the TSTART bit when counting is in progress, the TCSTF bit remains 1 for the number of cycle of count source. Registers associated with the timer RA except the TRACR for reading should not be accessed until the TCSTF bit becomes 0. Counting stops when the TCSTF bit becomes 0.
7. When writing successively to TRAPRE during counting (TCSTF=1), allow at least four cycles of the clock source for counting as the minimum interval for writing.
8. When writing successively to TRATR during counting (TCSTF=1), allow at least four cycles of the clock source for counting as the minimum interval for writing.
9. When values for TRAPRE and TRATR are successively read out from the same register, allow at least two cycles of the clock source for counting as the minimum interval for reading.

Section 14 Timer RB

The timer RB is an 8-bit reload timer with an 8-bit prescaler. The prescaler and the timer are each comprised of a reload register and a counter. The timer RB has two reload registers: timer RB primary register and timer RB secondary register.

14.1 Overview

- Four operating modes

Timer mode: Counts either internal count sources or timer RA underflows.

Programmable waveform generation mode: Outputs any pulse widths continuously.

Programmable one-shot generation mode: Outputs one-shot pulses.

Programmable wait one-shot generation mode: Outputs delayed one-shot pulses.

- Selection of eight count sources

ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/32$, $\phi/64$, $\phi/128$, or an underflow of timer RA

- An interrupt generated on an underflow of the timer RB counter




Figure 14.1 Block Diagram of Timer RB

Table 14.1 shows the timer RB input/output pins.

Table 14.1 Pin Configuration

Name	I/O	Function
TRGB	Input	External trigger input
TRBO	Output	Successive pulse output or one-shot pulse output


14.2 Register Descriptions

The timer RB has the following registers:

- Timer RB control register (TRBCR)
- Timer RB one-shot control register (TRBOCR)
- Timer RB I/O control register (TRBIOC)
- Timer RB mode register (TRBMR)
- Timer RB interrupt request status register (TRBIR)
- Timer RB prescaler register (TRBPRES)
- Timer RB secondary register (TRBSC)
- Timer RB primary register (TRBPR)

14.2.1 Timer RB Control Register (TRBCR)

Address: H'FFFFA0



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 3	—	Reserved	These bits are read as 0. The write value should be 0.	—
2	TSTOP	Count forced stop	0: Timer RB counting is continued. 1: Timer RB counting is forcibly stopped.	R/W
1	TCSTF	Count status flag	0: Timer RB counting is stopped. 1: Timer RB counting is in progress. [Setting conditions] <ul style="list-style-type: none"> • When 1 is written to TSTART and counting is started. • The start of counting after ELOPA of the event link controller is selected counting by timer RB, the specified event is occurred, and the TSTART bit is set to 1. [Clearing conditions] <ul style="list-style-type: none"> • When 0 is written to TSTART and counting is stopped. • When 1 is written to TSTOP and counting is stopped. 	R
0	TSTART	Count start	0: Timer RB counting is stopped. 1: Timer RB counting is started.	R/W

- Notes:
1. The timer RB registers should not be accessed until the TCSTF bit changes after the TSTART bit is set, apart from TRBCR which can be read at any time during timer operation.
 2. A MOV instruction should be used to write to this register.

- TSTOP bit (count forced stop)

Setting this bit to 1 stops counting forcibly. At this time, the counter of the timer RB prescaler and the timer RB counter are initialized. Also, bits TSTART and TCSTF in TRBCR, bits TOSSTF, TOSSP, TOSST in TRBOCR, and TRBO outputs are initialized. The reload register of the prescaler and the timer RB counter are hold. This bit is always read as 0.

14.2.2 Timer RB One-Shot Control Register (TRBOCR)

Address: H'FFFA1

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	TOSSTF	TOSSP	TOSST
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7 to 3	—	Reserved	These bits are read as 0. The write value should be 0.	—
2	TOSSTF	One-shot status flag	<p>0: Timer RB one-shot function has been stopped. 1: Timer RB one-shot function is active (including wait time).</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> When 1 is written to the TOSST bit. When trigger inputs to the TRGB pin are enabled. <p>[Clearing conditions]</p> <ul style="list-style-type: none"> When 1 is written to the TOSSP bit. When 0 is written to the TSTART bit in TRBCR. When 1 is written to the TSTOP bit in TRBCR. <p>[In programmable one-shot generation mode]</p> <ul style="list-style-type: none"> When the timer counter reaches H'00 and the reloading is performed. <p>[In programmable wait on-shot generation mode]</p> <p>When the counter value reaches H'00 during the secondary counting and the reloading is performed.</p>	R
1	TOSSP* ¹	One-shot stop	<p>0: Timer RB counting is not stopped. 1: Timer RB counting is stopped.</p>	R/W
0	TOSST* ²	One-shot start	<p>0: Timer RB counting is stopped. 1: Timer RB counting is started.</p>	R/W

Notes: 1. The TOSSP bit should be modified to 1 when the TOSSTF bit is 1.
2. The TOSST bit should be modified to 1 when the TOSSTF bit is 1.

- TOSSP bit (one-shot stop)

Writing 1 to this bit stops the timer counting. This bit is always read as 0

- TOSST bit (one-shot start)

In programmable one-shot generation mode or programmable wait one-shot generation mode, writing 1 to this bit starts the timer counting and one-shot pulse output in synchronization with the count source. This bit is always read as 0.

14.2.3 Timer RB I/O Control Register (TRBIOC)

Address: H'FFFA2

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	TIPF[1:0]		INOSEG	INOSTG	TOCNT	TOPL
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7, 6	—	Reserved	These bits are read as 0. The write value should be 0.	—
5, 4	TIPF[1:0]	TRGB input filter select	00: No filter operation 01: Filtered (Sampled at ϕ) 10: Filtered (Sampled at $\phi/8$) 11: Filtered (Sampled at $\phi/32$) These bits should be set to B'00 for timer mode or pulse output mode.	R/W
3	INOSEG	One-shot trigger polarity select	0: Triggered at a falling edge. 1: Triggered at a rising edge.	R/W
2	INOSTG	One-shot trigger control	0: The one-shot trigger function for the TRGB pin is disabled. 1: The one-shot trigger function for TRGB pin is enabled.	R/W
1	TOCNT	Timer RB output switch	0: Waveform is output from timer RB. 1: Waveform output is disabled.	R/W

Bit	Symbol	Bit Name	Description	R/W
0	TOPL	Timer RB output level select	<p>Programmable Waveform Generation Mode</p> <p>0: A high-level signal is output in primary period, a low-level signal in secondary period and a low-level signal when the timer stops.</p> <p>1: A low-level signal is output in primary period, a high-level signal in secondary period, and a high-level signal when the timer stops.</p> <p>Programmable one-shot generation mode</p> <p>0: A high-level signal is output for one-shot pulse output and a low-level signal when the timer stops.</p> <p>1: A low-level signal is output for one-shot pulse output and a high-level signal when the timer stops.</p> <p>Programmable wait one-shot generation mode</p> <p>0: A high-level signal is output for one-shot pulse output and a low-level signal during the wait time or the time when the timer stops.</p> <p>1: A low-level signal is output for one-shot pulse output and a high-level signal during the wait time or the time when the timer stops.</p> <p>This bit should be 0 in timer mode.</p>	R/W

- **INOSEG bit (one-shot trigger polarity select)**
Selects an edge for the one-shot trigger signal input from the TRGB pin in programmable one-shot generation mode or programmable wait one-shot generation mode. This bit should be 0 in timer mode or programmable waveform generation mode.
- **INOSTG bit (one-shot trigger control)**
Enables or disables one-shot trigger signal input from the TRGB pin. This bit should be 0 in timer mode or programmable waveform generation mode.
- **TOCNT bit (timer RB output switch)**
For TRBO output state or output change conditions in each mode, see section 14.3.6, TOCNT Settings and Pin State Update Conditions.
- **TOPL bit (timer RB output level select)**
This bit should be 0 in timer mode.

14.2.4 Timer RB Mode Register (TRBMR)

Address: H'FFFA3

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TCKCUT	TCK[2:0]			TWRC	—	TMOD[1:0]	

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	TCKCUT* ¹	Count source cutoff	0: Timer RB clock source is supplied. 1: Timer RB clock source is cut off.	R/W
6 to 4	TCK[2:0]* ¹	Count source select	000: ϕ 001: $\phi/8$ 010: Underflow of timer RA 011: $\phi/2$ 100: $\phi/4$ 101: $\phi/32$ 110: $\phi/64$ 111: $\phi/128$	R/W
3	TWRC	Write control	0: Both the reload register and counter are written to. 1: Only the reload register is written to.	R/W
2	—	Reserved	This bit is read as 0. The write value should be 0.	—
1, 0	TMOD[1:0]* ²	Operating mode select	00: Timer mode 01: Programmable waveform generation mode 10: Programmable one-shot generation mode 11: Programmable wait one-shot generation mode	R/W

- Notes:
1. A count source should not be switched or cut off during counting. The count source should be switched or cut off when both the TSTART and TCSTF bits in TRBCR are 0 (when the timer counting is stopped).
 2. An operating mode should be selected when the counting is stopped (when both the TSTART and TCSTF bits in TRBCR are 0).

- TWRC bit (write control)

Controls the timing when the counter reflects the value of the reload register. This bit should be 1 except in timer mode.

14.2.5 Timer RB Interrupt Enable Status Register (TRBIR)

Address: H'FFFA7


Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TRBIE	TRBIF	—	—	—	—	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	TRBIE	Interrupt enable	0: Timer RB interrupt requests are disabled. 1: Timer RB interrupt requests are enabled.	R/W
6	TRBIF	Interrupt request flag [Setting conditions]	R/W	
		Timer mode		
		<ul style="list-style-type: none"> When the timer RA underflows. Programmable waveform generation mode A half cycle of the count source after the counter underflow in the secondary period Programmable one-shot generation mode. A half cycle of the count source after the counter underflow Programmable wait one-shot generation mode A half cycle of the counter source after the counter underflow in the secondary period 		
		[Clearing condition]		
		<ul style="list-style-type: none"> When 1 is read from the bit and then 0 is written to. 		
5 to 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

14.2.6 Timer RB Prescaler Register (TRBPRES)

Address: H'FFFA4



Value after reset: 1 1 1 1 1 1 1 1 1

TRBPRES is a reload register for the timer RB prescaler. The timer RB prescaler consists of a reload register and an 8-bit counter.


If a down-count is performed using the count source selected on TRBMR and an underflow occurs, the value of the reload register is loaded to the counter. The underflow becomes a count source for TRBTR.

TRBPRES and the counter are assigned to the same address. On write, a value is written to the reload register, and on read, a counter value is read. During a write to TRBPRES, the load timing from the reload register to the counter differs between counting in progress and counting stopped by the setting of the TWRC bit in TRBMR. For details, see descriptions of each operating mode.

The initial values of TRBPRES and the counter are H'FF.

14.2.7 Timer RB Secondary Register (TRBSC)

Address: H'FFFA5




Value after reset: 1 1 1 1 1 1 1 1 1

TRBSC is an 8-bit write-only register that sets the secondary period for the timer RB counter. This register is used only in programmable waveform generation mode and programmable wait one-shot generation mode. This register is not used in timer mode or programmable one-shot generation mode.

When TRBSC is written to in any operating mode where TRBSC is used, both the TRBSC and TRBPR should be written to in this order. Even if only TRBSC is to be modified, TRBPR should also be set to the previous value. The initial value is H'FF.

14.2.8 Timer RB Primary Register (TRBPR)

Address: H'FFFA6



Value after reset: 1 1 1 1 1 1 1 1

TRBPR is an 8-bit reload register that sets the cycle or primary period for the timer RB counter. The timer RB counter consists of two registers, primary and secondary registers, and a counter. The primary register and counter are assigned to the same address. On write to TRBPR, a value is written to the reload register, and on read from TRBPR, a counter value is read.

During a write to TRBPR the load timing from the reload register to the counter differs between counting in progress and counting stopped. For details, see descriptions of each operating mode.

The initial values of TRBPR and the counter are H'FF.

14.3 Operation

14.3.1 Timer Mode

The internal clock pulses or timer RA underflows are counted as a count source in timer mode. When an underflow occurs on the timer RB counter, the value of TRBPR is reloaded and counting is continued. TRBOCR and TRBSC are not used in timer mode. A count source is selected with the TCK[2:0] bits in TRBMR.

(1) Starting and Stopping Operation

Writing the value 1 to the TSTART bit in TRBCR starts counting; writing the value 0 to the TSTART bit stops the counting.

(2) Forced Termination of Operation

Writing 1 to the TSTOP bit in TRBCR stops the counting forcedly. When the counting is forcedly stopped, the timer RB counter, the prescaler counter, and any associated flags are initialized.

(3) Interrupt Request

An interrupt request is generated on the underflow of the timer RB counter.

(4) Reading and Writing Count Value

Reading TRBPRE and TRBTR reads count values from each register.

If a write is performed to TRBPRE or TRBTR when the counting is stopped, a specified value is written to both the reload register and the counter.

If a write is performed to TRBPRE during counting when TWRC in TRBMR is 0, first a set value is written to the reload register, and the set value is then transferred to the prescaler counter in synchronization with the count source. If a write is performed to TRBPR, a set value is written to the reload register in synchronization with the underflow of the prescaler after four cycles of the count source of the prescaler, and the set value is transferred to the timer counter in synchronization with the next underflow of the prescaler.

For this reason, if a write is performed to TRBPRE or TRBPR during counting when TWRC is 1, the value is written only to the reload register. Loading to the counter is performed in synchronization with the underflow of the prescaler or timer counter.

14.3.2 Programmable Waveform Generation Mode

This mode alternately reloads and counts values of TRBPR and TRBSC, and produces toggle output from the TRBO pin each time the counter underflows. At the start of counting, this mode counts beginning with the value assigned to TRBPR. TRBOCR is not used when programmable waveform generation mode is used.

(1) Starting and Stopping Operation

Writing the value 1 to the TSTART bit in TRBCR starts counting; writing the value 0 to the TSTART bit stops the counting.

(2) Forced Termination of Operation

Writing 1 to the TSTOP bit in TRBCR stops the counting forcibly. When the counting is forcibly stopped, the timer RB counter, the prescaler counter, and any associated flags are initialized.

(3) Interrupt Request

An interrupt request is generated on the underflow of the timer RB counter during the secondary period counting.

(4) Reading and Writing Count Value

Reading TRBPRES and TRBTR reads count values from each register.

If a write is performed to TRBPRES, TRBPR, or TRBSC when counting is stopped, set values are written to both the reload register and the counter.

If a write is performed to TRBPRES, TRBPR, or TRBSC when counting is in progress, data is written only to the respective reload registers. The output of a waveform reflects a set value beginning with the next primary period after data is written to TRBPR.

However, if writing to TRBSC or TRBPR proceeds when the value of the counter is H'00, updating of the waveform will be suspended for one cycle.

Figure 14.2 shows an operation example of the timer RB in programmable waveform generation mode.




Figure 14.2 Operation in Programmable Waveform Generation Mode

14.3.3 Programmable One-Shot Generation Mode

This mode outputs one-shot pulses from the TRBO pin, based on either program or external trigger input. When a trigger is generated, beginning with that point in time the timer operates only once for any length of time specified in TRBPR. TRBSC is not used in this mode. In this mode, TRBPRES or TRBPR should not be set to H'00.

(1) Starting and Stopping Operation

The counting is started when 1 is written to the TOSST bit in TRBOCR or a valid trigger signal is input to the TRGB pin after the TSTART bit in TRBCR is set to 1 and the TCSTF flag is set to 1. For a trigger input, the pulse must be longer than one cycle of the clock source for counting.

The counting is stopped when reloading is performed with an underflow of the counter, when 1 is written to the TOSSP bit in TRBOCR, or when 0 is written to the TSTART bit in TRBCR.

(2) Forced Termination of Operation

Writing 1 to the TSTOP bit in TRBCR stops the counting forcibly. When the counting is forcibly stopped, the timer RB counter, the prescaler counter, and any associated flags are initialized.

(3) Interrupt Request

An interrupt request is generated on the underflow of the timer RB counter.

(4) Reading and Writing Count Value

Reading TRBPRES and TRBTR reads count values from each register.

If a write is performed to TRBPRES or TRBPR when counting is stopped, set values are written to both the reload register and the counter.

If a write is performed to TRBPRES or TRBPR during counting, data is written only to the respective reload registers. The value written to TRBPRES takes effect in synchronization with the underflow of the prescaler. The value written to TRBPR takes effect during the next one-shot pulse.

Figure 14.3 shows an operation example of the timer RB in programmable one-shot generation mode.




Figure 14.3 Operation in Programmable One-Shot Generation Mode

14.3.4 Programmable Wait One-Shot Generation Mode

This mode outputs one-shot pulses from the TRBO pin after a fixed amount of time based on either program or external trigger input. When a trigger is generated, beginning with that point in time, pulses are output only once for any length of time set in TRBSC, after any length of time set in TRBPR.

(1) Starting and Stopping Operation

The counting is started when 1 is written to the TOSST bit in TRBOCR or a valid trigger signal is input to the TRGB pin after the TSTART bit in TRBCR is set to 1 and the TCSTF flag is set to 1. For a trigger input, the pulse must be longer than one cycle of the clock source for counting.

The counting is stopped when reloading is performed with an underflow of the timer RB counter during the secondary period counting, when 1 is written to the TOSSP bit in TRBOCR, or when 0 is written to the TSTART bit in TRBCR.

(2) Forced Termination of Operation

Writing 1 to the TSTOP bit in TRBCR stops the counting forcibly. When the counting is forcibly stopped, the timer RB counter, the prescaler counter, and any associated flags are initialized.

(3) Interrupt Request

An interrupt request is generated on the underflow of the timer RB counter during the secondary period counting.

(4) Reading and Writing Count Value

Reading TRBPRES and TRBTR reads count values from each register.

If a write is performed to TRBPRES, TRBPR, or TRBSC when counting is stopped, set values are written to both the reload register and the counter.

If a write is performed to TRBPRES, TRBPR, or TRBSC during counting, data is written only to the respective reload registers. The value written to TRBPRES takes effect in synchronization with the underflow of the prescaler. The value written to TRBPR takes effect during the next one-shot pulse.

After writing to TRBSC and TRBPR when TCSTF = 1 or TOSSTF = 0, if a write is successively performed to TRBSC and then to TRBPR, allow an interval of 5 cycles of the clock source for counting before writing 1 to the TOSST bit.

In this mode, TRBPRES or TRBPR should not be set to H'00.

Figure 14.4 shows an operation example of the timer RB in programmable wait one-shot generation mode.




Figure 14.4 Operation in Programmable Wait One-Shot Generation Mode

14.3.5 Timing at Which Values Take Effect in Prescaler or Counter Depending on TWRC Bit

Depending on the value assigned to the TWRC bit in TRBMR, the timing at which the value written to TRBPRE, TRBPR, or TRBSC during timer operation takes effect in the counter can vary.

If TWRC is set to 1 and value is written only to the register, the counter value is updated between cycles, thus preventing the occurrence of fractional cycles. In modes other than the timer mode, TWRC should be set to 1.

Figure 14.5 shows operation examples on the prescaler and the counter when the value of TWRC is 0 and 1.

If TCSTF is 1, even when TWRC is cleared to 0, any transfer to the prescaler or the counter is performed in synchronization with the count source; therefore, the counter value is not updated immediately after the execution of a write instruction.




Figure 14.5 TWRC Settings and Operation of Prescaler and Counter

14.3.6 TOCNT Settings and Pin State Update Conditions

Depending on the TOCNT bit in TRBIOC and the corresponding bit in PMR, the user can select whether the pin is used as a general I/O port or as a specific timer waveform output. In the case of timer mode, however, the pin operates as a general I/O port, irrespective of TOCNT bit settings.

When the TOCNT bit is rewritten, the pin state is not updated immediately; the change takes effect when either of the following conditions occurs:

Pin state update conditions:

- When the TSTART bit in TRBCR is changed from 0 to 1
- When TRBPR is reloaded to the counter

14.3.7 Operation through an Event Link

Using the event link controller (ELC), timer RB can be made to operate in the following ways in relation to events occurring in other modules.

(1) Starting Counter Operation

The start of counting operations by timer RB can be selected by the ELOPA register of the ELC. When the event specified in ELSR1 occurs, the TSTART bit in the TRBCR is set to 1, which starts counting by timer RB. However, if the specified event occurs when the TCSTF flag has already been set to 1, that event is not effective.

(2) Counting Events

The counting of events by timer RB can be selected by the ELOPA register of the ELC. When the event specified in ELSR1 occurs, event counter operation proceeds with that event as the source to drive counting, regardless of the setting in the TCK[2:0] bits in TRBMR. When event-counter operation is to be employed, set the TSTART bit in TRBCR to 1 beforehand. When the value of the counter is read, the value read out is the actual number of input events minus three.

14.4 Interrupt Request

This module provides a timer RB interrupt enable bit (the TRBIE bit in TRBIR) and a timer RB interrupt request flag (the TRBIF bit in TRBIR). An interrupt request is issued to the CPU when the TRBIE bit is set to 1 while the TRBIF bit is 1, or when the TRBIE bit changes from 0 to 1 while the TRBIF bit is 1. Since the condition under which the TRBIF bit is set varies with operation modes, see the explanation on the TRBIF bit and the description of the various operation modes.

14.5 Usage Notes

1. In programmable one-shot generation mode and programmable wait one-shot generation mode, if the counting is stopped by clearing the TSTART bit in TRBCR to 0, the timer counter holds a count value, and then stops.
2. After 1 is written to the TSTART bit when the counting is stopped, the TCSTF bit remains 0 for the number of cycles of the count source. The timer RB related registers*, with the exception of the TRBCR for reading should not be accessed until the TCSTF bit is set to 1. After 0 is written to the TSTART bit during counting, the TCSTF bit remains 1 for the number of cycles of the count source. The timer RB related registers*, with the exception of the TRBCR for reading should not be accessed until the TCSTF bit is cleared to 0.

Note: Timer RB-related registers refer to registers TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRES, TRBSC, and TRBPR.

3. TRBPRES and TRBPR should not be set to H'00 at the same time.
4. When rewriting the bits TRBPRES, TRBPR, and TRBSC at TSTART = 0, set TSTART to 1 after the passage of at least 2 cycles of the system clock ϕ .
5. When TSTART = 1 or TCSTF = 1, TRBIOC, or TRBMR should not be rewritten.
6. When writing 1 to the TOSST bit, read the TCSTF bit and write by verifying the value 1.
7. In programmable waveform generation mode or programmable wait one-shot mode, make sure another write to TRBSC does not occur between writing to TRBPR and reloading to the counter.
8. When writing successively to TRBPRES during counting (TCSTF=1), allow at least four cycles of the clock source for counting as the minimum interval for writing
9. When writing successively to TRBPR and TRBSC during counting (TCSTF=1), allow at least four cycles of the clock source for counting as the minimum interval for writing
10. When 1 is written to the TOSST or TOSSP bit in TRBOCR, the value of the TOSSTF bit changes accordingly after 1 to 2 cycles of the source for counting. If 1 is written to the TOSSP bit during the period between the TOSST bit having been set to 1 and the value of the TOSSTF bit becoming 1, the value of the TOSSTF bit will become 0 in some cases and 1 in others, depending on the internal state. In the same way, if 1 is written to the TOSST bit during the period between the TOSSP bit having been set to 1 and the value of the TOSSTF bit becoming 0, whether the value of the TOSSTF bit will become 0 or 1 is not defined.
11. When values for TRBPRES and TRBTR are successively read out from the same register, allow at least two cycles of the clock source for counting as the minimum interval for reading.

12. When underflows of the timer RA are selected as the source to drive counting by timer RB, specify timer mode, pulse output mode, or event counting mode as the operating mode for timer RA.

Section 15 Timer RC

Timer RC is a 16-bit timer having output compare and input capture functions. Timer RC can count external events and output pulses with a desired duty cycle using the compare match function between the timer counter and four general registers. Thus, it can be applied to various systems.

Note: Timer RC is not supported in H8S/20223R, H8S/20203R, H8S/20215R, and H8S/20235R Groups.

15.1 Features

- Selection of seven counter clock sources
Six internal clocks (ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/32$, and $\phi/40$) and an external clock (for counting external events)
- Capability to process up to four pulse outputs or four pulse inputs
- Four general registers
Can be used as output compare or input capture registers independently
Can be used as buffer registers for the output compare or input capture registers
- Timer inputs and outputs
 - Timer mode
Output compare function (Selection of 0 output, 1 output, or toggle output)
Input capture function (Rising edge, falling edge, or both edges can be detected.)
Counter clearing function (Counter cycle can be set.)
 - PWM mode
Generates up to three-phase PWM output.
 - PWM2 mode
Generates pulses with a desired period and duty cycle.
- Any initial timer output value can be set
- Five interrupt sources
Four compare match/input capture interrupts and an overflow interrupt.

Table 15.1 summarizes the timer RC functions, and figure 15.1 shows a block diagram of timer RC.

Table 15.1 Timer RC Functions

Item	Counter	Input/Output Pins			
		FTIOA	FTIOB	FTIOC	FTIOD
Count clock	Internal clocks: ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/32$, and $\phi/40$ External clock: FTCL				
General registers (output compare/input capture registers)	Period specified in GRA	GRA	GRB	GRC (buffer register for GRA in buffer mode)	GRD (buffer register for GRB in buffer mode)
Counter clearing function	GRA input capture/ compare match	GRA input capture/ compare match	—	—	—
	TRGC input	—	—	—	—
Initial output value setting function	—	Yes	Yes	Yes	Yes
Buffer function	—	Yes	Yes	—	—
Compare match output	0 output	—	Yes	Yes	Yes
	1 output	—	Yes	Yes	Yes
	Toggle output	—	Yes	Yes	Yes
Input capture function	—	Yes	Yes	Yes	Yes
PWM mode	—	—	Yes	Yes	Yes
PWM2 mode	—	—	Yes	—	—
Interrupt sources	Overflow	Compare match/input capture	Compare match/input capture	Compare match/input capture	Compare match/input capture




Figure 15.1 Timer RC Block Diagram

Table 15.2 summarizes the timer RC pins.

Table 15.2 Pin Configuration

Pin Name	Input/ Output	Function
FTCl	Input	External clock input pin
FTIOA/TRGC	I/O	Output pin for GRA output compare/input pin for GRA input capture/ external trigger input pin (TRGC)
FTIOB	I/O	Output pin for GRB output compare/input pin for GRB input capture/ PWM output pin in PWM mode
FTIOC	I/O	Output pin for GRC output compare/input pin for GRC input capture/ PWM output pin in PWM mode
FTIOD	I/O	Output pin for GRD output compare/input pin for GRD input capture/ PWM output pin in PWM mode
$\overline{\text{TRCOI}}$	Input	Input pin for timer output disabling signal

15.2 Register Descriptions

The timer RC has the following registers.

- Timer RC mode register (TRCMR)
- Timer RC control register 1 (TRCCR1)
- Timer RC control register 2 (TRCCR2)
- Timer RC interrupt enable register (TRCIER)
- Timer RC status register (TRCSR)
- Timer RC I/O control register 0 (TRCIOR0)
- Timer RC I/O control register 1 (TRCIOR1)
- Timer RC output enable register (TRCOER)
- Timer RC digital filtering function select register (TRCDF)
- Timer RC A/D conversion start trigger control register (TRCADCR)
- Timer RC counter (TRCCNT)
- General register A (GRA)
- General register B (GRB)
- General register C (GRC)
- General register D (GRD)

15.2.1 Timer RC Mode Register (TRCMR)

Address: H'FFFF8A

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	CTS	—	BUFEB	BUFEA	PWM2	PWMD	PWMC	PWMB

Value after reset: 0 1 0 0 1 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	CTS	Counter start	0: TRCCNT stops counting. 1: TRCCNT starts counting. [Setting conditions] <ul style="list-style-type: none"> When 1 is written in CTS When the specified event is occurred after ELOPA of the event link controller is selected counting by timer RC. [Clearing conditions] <ul style="list-style-type: none"> When 0 is written in CTS In PWM2 mode, when the CSTP bit in TRCCR2 is set to 1 and a compare match signal is generated. 	R/W
6	—	Reserved	This bit is read as 1. The write value should be 1.	—
5	BUFEB	Buffer operation B	0: GRD functions as an input capture/output compare register 1: GRD functions as the buffer register for GRB	R/W
4	BUFEA	Buffer operation A	0: GRC functions as an input capture/output compare register 1: GRC functions as the buffer register for GRA	R/W
3	PWM2	PWM2 mode	0: Timer RC functions in PWM2 mode. The following settings are invalid: TRCIOR0, TRCIOR1, and the PWMB, PWMC, and PWMD bits in TRCMR. 1: Timer RC functions in timer mode or PWM mode. The following settings are valid: TRCIOR0, TRCIOR1, and the PWMB, PWMC, and PWMD bits in TRCMR.	R/W

Bit	Symbol	Bit Name	Description	R/W
2	PWMD	PWM mode D	Selects the output mode of the FTIOD pin. 0: Functions in timer mode 1: Functions in PWM mode	R/W
1	PWMC	PWM mode C	Selects the output mode of the FTIOC pin. 0: Functions in timer mode 1: Functions in PWM mode	R/W
0	PWMB	PWM mode B	Selects the output mode of the FTIOB pin. 0: Functions in timer mode 1: Functions in PWM mode	R/W

15.2.2 Timer RC Control Register 1 (TRCCR1)

Address: H'FFFF8B

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	CCLR	CKS[2:0]			TOD	TOC	TOB	TOA
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	CCLR	Counter clear	0: TRCCNT functions as a free-running counter. 1: The TRCCNT value is cleared by input capture A/compare match A.	R/W
6 to 4	CKS[2:0] ^{*3}	Clock select 2 to 0	Select the source of the clock input to TRCCNT. 000: TRCCNT counts the internal clock ϕ . 001: TRCCNT counts the internal clock $\phi/2$. 010: TRCCNT counts the internal clock $\phi/4$. 011: TRCCNT counts the internal clock $\phi/8$. 100: TRCCNT counts the internal clock $\phi/32$. 101: TRCCNT counts the rising edge of the external event (FTCI). 110: TRCCNT counts the internal clock $\phi/40$. ^{*1} 111: Reserved (setting prohibited)	R/W

Bit	Symbol	Bit Name	Description	R/W
3	TOD	Timer output level setting D	0: Output value is 0* ² . 1: Output value is 1* ² .	R/W
2	TOC	Timer output level setting C	0: Output value is 0* ² . 1: Output value is 1* ² .	R/W
1	TOB	Timer output level setting B	0: Output value is 0* ² . 1: Output value is 1* ² .	R/W
0	TOA	Timer output level setting A	0: Output value is 0* ² . 1: Output value is 1* ² .	R/W

Notes: 1. If the internal $\phi/40$ clock is selected, the high-speed on-chip oscillator must be operating. As long as the internal $\phi/40$ clock is selected, do not stop the high-speed on-chip oscillator. Restrictions on access to registers are applied when the internal $\phi/40$ clock is selected. For details, see 6 in section 15.5, Usage Notes.

2. The change of the setting is immediately reflected in the output value.
3. When the counter clock is switched over, the counter should be halted.

- TOD bit (timer output level setting D)
Sets the output value of the FTIOD pin until the first compare match D is generated. In PWM mode, controls the output polarity of the FTIOD pin.
- TOC bit (timer output level setting C)
Sets the output value of the FTIOC pin until the first compare match C is generated. In PWM mode, controls the output polarity of the FTIOC pin.
- TOB bit (timer output level setting B)
Sets the output value of the FTIOB pin until the first compare match B is generated. In PWM mode, controls the output polarity of the FTIOB pin.
- TOA bit (timer output level setting A)
Sets the output value of the FTIOA pin until the first compare match A is generated. In PWM mode, controls the output polarity of the FTIOA pin.

15.2.3 Timer RC Control Register 2 (TRCCR2)

Address: H'FFFF90

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TCEG[1:0]		CSTP	—	—	POLD	POLC	POLB
Value after reset:	0	0	0	1	1	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7, 6	TCEG[1:0]	TRGC input edge select	00: A trigger input on TRGC is disabled. 01: The rising edge is selected. 10: The falling edge is selected. 11: Both edges are selected.	R/W
5	CSTP	Count stop	0: TRCCNT counting up continues. 1: TRCCNT counting up is halted.	R/W
4, 3	—	Reserved	These bits are read as 1. The write value should be 1.	—
2	POLD	PWM mode output level control D	0: The TRCIOD output is active low. 1: The TRCIOD output is active high.	R/W
1	POLC	PWM mode output level control C	0: The TRCIOC output is active low. 1: The TRCIOC output is active high.	R/W
0	POLB	PWM mode output level control B	0: The TRCIOB output is active low. 1: The TRCIOB output is active high.	R/W

- TCEG[1:0] bits (TRGC input edge select)

These bits select the input edge of the TRGC signal. This function is only enabled when the PWM2 bit in TRCMR is set to 0.

- CSTP bit (count stop)

Specifies whether TRCCNT counting up is halted by the compare match A signal. This function is enabled in all operating modes. To resume counting after counting has been stopped on a compare match, set the CTS bit in the timer RC mode register (TRCMR) to 1.

15.2.4 Timer RC Interrupt Enable Register (TRCIER)

Address: H'FFFF8C

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	OVIE	—	—	—	IMIED	IMIEC	IMIEB	IMIEA
Value after reset:	0	1	1	1	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	OVIE	Timer overflow interrupt enable	0: An interrupt (FOVI) requested by the OVF flag in TRCSR is disabled. 1: An interrupt (FOVI) requested by the OVF flag in TRCSR is enabled.	R/W
6 to 4	—	Reserved	These bits are read as 1. The write value should be 1.	—
3	IMIED	Input capture/compare match interrupt enable D	0: An interrupt (IMID) requested by the IMFD flag in TRCSR is disabled. 1: An interrupt (IMID) requested by the IMFD flag in TRCSR is enabled.	R/W
2	IMIEC	Input capture/compare match interrupt enable C	0: An interrupt (IMIC) requested by the IMFC flag in TRCSR is disabled. 1: An interrupt (IMIC) requested by the IMFC flag in TRCSR is enabled.	R/W
1	IMIEB	Input capture/compare match interrupt enable B	0: An interrupt (IMIB) requested by the IMFB flag in TRCSR is disabled. 1: An interrupt (IMIB) requested by the IMFB flag in TRCSR is enabled.	R/W
0	IMIEA	Input capture/compare match interrupt enable A	0: An interrupt (IMIA) requested by the IMFA flag in TRCSR is disabled. 1: An interrupt (IMIA) requested by the IMFA flag in TRCSR is enabled.	R/W

15.2.5 Timer RC Status Register (TRCSR)

Address: H'FFFF8D

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	OVF	—	—	—	IMFD	IMFC	IMFB	IMFA

Value after reset: 0 1 1 1 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	OVF	Timer overflow flag	0: TRCCNT has not overflowed. 1: TRCCNT has overflowed. [Setting condition] <ul style="list-style-type: none"> When TRCCNT overflows from H'FFFF to H'0000. [Clearing condition] <ul style="list-style-type: none"> Read OVF when OVF = 1, then write 0 in OVF. 	R/W
6 to 4	—	Reserved	These bits are read as 1. The write value should be 1.	—
3	IMFD	Input capture/ compare match flag D	[Setting conditions] <ul style="list-style-type: none"> TRCCNT = GRD when GRD functions as an output compare register. The TRCCNT value is transferred to GRD by an input capture signal when GRD functions as an input capture register. TRCCNT = GRD when the PWMD bit is set to 1 or the PWM2 bit to 0 in TRCMR. [Clearing conditions] <ul style="list-style-type: none"> Read IMFD when IMFD = 1, then write 0 in IMFD. The DTC is activated by an IMFD interrupt and the DISEL bit in MRB of DTC is 0. 	R/W

Bit	Symbol	Bit Name	Description	R/W
2	IMFC	Input capture/ compare match flag C	<p>[Setting conditions]</p> <ul style="list-style-type: none"> • TRCCNT = GRC when GRC functions as an output compare register. • The TRCCNT value is transferred to GRC by an input capture signal when GRC functions as an input capture register. • TRCCNT = GRC when the PWMC bit is set to 1 or the PWM2 bit to 0 in TRCMR. <p>[Clearing conditions]</p> <ul style="list-style-type: none"> • Read IMFC when IMFC = 1, then write 0 in IMFC. • The DTC is activated by an IMFC interrupt when the DISEL bit in MRB of DTC is 0. 	R/W
1	IMFB	Input capture/ compare match flag B	<p>[Setting conditions]</p> <ul style="list-style-type: none"> • TRCCNT = GRB when GRB functions as an output compare register. • The TRCCNT value is transferred to GRB by an input capture signal when GRB functions as an input capture register. • TRCCNT = GRB when the PWMB bit is set to 1 or the PWM2 bit to 0 in TRCMR. <p>[Clearing conditions]</p> <ul style="list-style-type: none"> • Read IMFB when IMFB = 1, then write 0 in IMFB. • The DTC is activated by an IMFB interrupt when the DISEL bit in MRB of DTC is 0. 	R/W

Bit	Symbol	Bit Name	Description	R/W
0	IMFA	Input capture/ compare match flag A	<p>[Setting conditions]</p> <ul style="list-style-type: none"> TRCCNT = GRA when GRA functions as an output compare register. The TRCCNT value is transferred to GRA by an input capture signal when GRA functions as an input capture register. <p>[Clearing condition]</p> <ul style="list-style-type: none"> Read IMFA when IMFA = 1, then write 0 in IMFA. <p>The DTC is activated by an IMFA interrupt when the DISEL bit in MRB of DTC is 0.</p>	R/W

15.2.6 Timer RC I/O Control Register 0 (TRCIOR0)

Address: H'FFFF8E

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	IOB2	IOB[1:0]	—	IOA2	IOA[1:0]		

Value after reset: 1 0 0 0 1 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is read as 1. The write value should be 1.	—
6	IOB2	I/O control B2	Selects the GRB function. 0: GRB functions as an output compare register 1: GRB functions as an input capture register	R/W
5, 4	IOB[1:0]	I/O control B1 and B0	When IOB2 = 0, 00: No output on compare match 01: 0 output to the FTIOB pin on compare match of GRB 10: 1 output to the FTIOB pin on compare match of GRB 11: Toggle output to the FTIOB pin on compare match of GRB When IOB2 = 1, 00: Input capture to GRB at rising edge at the FTIOB pin 01: Input capture to GRB at falling edge at the FTIOB pin 1X: Input capture to GRB at rising and falling edges of the FTIOB pin	R/W
3	—	Reserved	This bit is read as 1. The write value should be 1.	—
2	IOA2	I/O control A2	Selects the GRA function. 0: GRA functions as an output compare register 1: GRA functions as an input capture register	R/W

Bit	Symbol	Bit Name	Description	R/W
1, 0	IOA[1:0]	I/O control A1 and A0	<p>When IOA2 = 0,</p> <p>00: No output on compare match</p> <p>01: 0 output to the FTIOA pin on compare match of GRA</p> <p>10: 1 output to the FTIOA pin on compare match of GRA</p> <p>11: Toggle output to the FTIOA pin on compare match of GRA</p> <p>When IOA2 = 1,</p> <p>00: Input capture to GRA at rising edge of the FTIOA pin</p> <p>01: Input capture to GRA at falling edge of the FTIOA pin</p> <p>1X: Input capture to GRA at rising and falling edges of the FTIOA pin</p>	R/W

[Legend]

X: Don't care.

- Notes:
1. When a GR register functions as a buffer register for a paired GR register, the settings in the IOA2 and IOB2 bits in TRCIOR0 and the IOC2 and IOD2 bits in TRCIOR1 of both registers should be the same.
 2. The setting of TRCIOR is invalid in PWM mode and PWM2 mode.

TRCIOR0 selects the functions of GRA and GRB, and specifies the functions of the FTIOA and FTIOB pins.

15.2.7 Timer RC I/O Control Register 1 (TRCIOR1)

Address: H'FFFF8F

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	IOD3	IOD2	IOD[1:0]		IOC3	IOC2	IOC[1:0]	

Value after reset: 1 0 0 0 1 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	IOD3	I/O control D3	0: GRD is used as GR for the FTIOB pin 1: GRD is used as GR for the FTIOD pin	R/W
6	IOD2	I/O control D2	0: GRD functions as an output compare register 1: GRD functions as an input capture register	R/W
5, 4	IOD[1:0]	I/O control D1 and D0	When IOD3 = 0, 00: No output on compare match 01: 0 output to the FTIOB pin on compare match of GRD 10: 1 output to the FTIOB pin on compare match of GRD 11: Toggle output to the FTIOB pin on compare match of GRD When IOD3 = 1 and IOD2 = 0, 00: No output on compare match 01: 0 output to the FTIOD pin on compare match of GRD 10: 1 output to the FTIOD pin on compare match of GRD 11: Toggle output to the FTIOD pin on compare match of GRD When IOD3 = 1 and IOD2 = 1, 00: Input capture to GRD at rising edge of the FTIOD pin 01: Input capture to GRD at falling edge of the FTIOD pin 1X: Input capture to GRD at rising and falling edges of the FTIOD pin	R/W

Bit	Symbol	Bit Name	Description	R/W
3	IOC3	I/O control C3	0: GRC is used as GR for the FTIOA pin 1: GRC is used as GR for the FTIOC pin	R/W
2	IOC2	I/O control C2	0: GRC functions as an output compare register 1: GRC functions as an input capture register	R/W
1, 0	IOC[1:0]	I/O control C1 and C0	When IOC3 = 0, 00: No output on compare match 01: 0 output to the FTIOA pin on compare match of GRC 10: 1 output to the FTIOA pin on compare match of GRC 11: Toggle output to the FTIOA pin on compare match of GRC When IOC3 = 1 and IOC2 = 0, 00: No output on compare match 01: 0 output to the FTIOC pin on compare match of GRC 10: 1 output to the FTIOC pin on compare match of GRC 11: Toggle output to the FTIOC pin on compare match of GRC When IOC3 = 1 and IOC2 = 1, 00: Input capture to GRC at rising edge of the FTIOC pin 01: Input capture to GRC at falling edge of the FTIOC pin 1X: Input capture to GRC at rising and falling edges of the FTIOC pin	R/W

[Legend]

X: Don't care.

- Notes: 1. When a GR register functions as a buffer register for a paired GR register, the settings in the IOA2 and IOB2 bits in TRCIOR0 and the IOC2 and IOD2 bits in TRCIOR1 of both registers should be the same.
2. The setting of TRCIOR1 is invalid in PWM mode and PWM2 mode.

15.2.8 Timer RC Output Enable Register (TRCOER)

Address: H'FFFF92

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PTO	—	—	—	ED	EC	EB	EA
Value after reset:	0	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
7	PTO	Timer output disabled mode	0: The ED, EC, EB and EA bits are not set to 1 by the low level input of the TRCOI signal. 1: The ED, EC, EB and EA bits are set to 1 by the low level input of the TRCOI signal.	R/W
6 to 4	—	Reserved	These bits are read as 1. The write value should be 1.	—
3	ED	Master enable D	0: The FTIOD output is enabled according to the TRCMR and TRCIOR1 settings 1: The FTIOD output is disabled regardless of the TRCMR and TRCIOR1 settings.	R/W
2	EC	Master enable C	0: The FTIOC output is enabled according to the TRCMR and TRCIOR1 settings. 1: The FTIOC output is disabled regardless of the TRCMR and TRCIOR1 settings.	R/W
1	EB	Master enable B	0: The FTIOB output is enabled according to the TRCMR and TRCIOR0 settings 1: The FTIOB output is disabled regardless of the TRCMR and TRCIOR0 settings.	R/W
0	EA	Master enable A	0: The FTIOA output is enabled according to the TRCIOR0 settings 1: The FTIOA output is disabled regardless of the TRCIOR0 settings.	R/W

TRCOER enables or disables the timer outputs. When setting the PTO bit to 1 and driving the TRCOI signal low, the ED, EC, EB and EA bits are set to 1 and timer RC outputs are disabled.

15.2.9 Timer RC Digital Filtering Function Select Register (TRCDF)

Address: H'FFFF91

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	DFCK[1:0]	—	DFTRG	DFD	DFC	DFB	DFA	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7, 6	DFCK[1:0]	Digital filter clock select	These bits select the clock to be used by the digital filter. 00: $\phi/32$ 01: $\phi/8$ 10: ϕ 11: Clock specified by bits CKS2 to CKS0 in TRCCR1	R/W
5	—	Reserved	This bit is read as 0. The write value should be 0.	—
4	DFTRG	Digital filter function trigger pin	0: Disables the digital filter for the TRGC pin 1: Enables the digital filter for the TRGC pin	R/W
3	DFD	Digital filter function D	0: Disables the digital filter for the FTIOD pin 1: Enables the digital filter for the FTIOD pin	R/W
2	DFC	Digital filter function C	0: Disables the digital filter for the FTIOC pin 1: Enables the digital filter for the FTIOC pin	R/W
1	DFB	Digital filter function B	0: Disables the digital filter for the FTIOB pin 1: Enables the digital filter for the FTIOB pin	R/W
0	DFA	Digital filter function A	0: Disables the digital filter for the FTIOA pin 1: Enables the digital filter for the FTIOA pin	R/W

Note: The setting in this register is valid on the corresponding pin when the FTIOA to FTIOD inputs are enabled by TRCIOR0 and TRCIOR1 and the TRGC input is selected by bits TCEG1 and TCEG0 in TRCCR2.

15.2.10 Timer RC A/D Conversion Start Trigger Control Register (TRCADCR)

Address: H'FFFF93

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	ADTRGAE	ADTRGBE	ADTRGCE	ADTRGDE


Value after reset: 1 1 1 1 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 4	—	Reserved	These bits are read as 1. The write value should be 1.	—
3	ADTRGAE	A/D conversion start trigger A enable	0: A/D conversion start trigger is not generated by compare match of GRA 1: A/D conversion start trigger is generated by compare match of GRA	R/W
2	ADTRGBE	A/D conversion start trigger B enable	0: A/D conversion start trigger is not generated by compare match of GRB 1: A/D conversion start trigger is generated by compare match of GRB	R/W
1	ADTRGCE	A/D conversion start trigger C enable	0: A/D conversion start trigger is not generated by compare match of GRC 1: A/D conversion start trigger is generated by compare match of GRC	R/W
0	ADTRGDE	A/D conversion start trigger D enable	0: A/D conversion start trigger is not generated by compare match of GRD 1: A/D conversion start trigger is generated by compare match of GRD	R/W

TRCADCR selects the trigger source to start A/D conversion. A/D conversion start trigger is generated by a corresponding compare match.

15.2.11 Timer RC Counter (TRCCNT)

Address: H'FFFF80




Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

TRCCNT is a 16-bit readable/writable up-counter. The input clock is selected by bits CKS2 to CKS0 in TRCCR1. TRCCNT can be cleared to H'0000 through a compare match of GRA by setting the CCLR bit in TRCCR1 to 1. When TRCCNT overflows from H'FFFF to H'0000, the OVF flag in TRCSR is set to 1. If the OVIE bit in TRCIER is set to 1 at this time, an interrupt request is generated. TRCCNT must always be read from or written to in units of 16 bits; 8-bit accesses are not allowed. The initial value of TRCCNT is H'0000.

15.2.12 General Registers A, B, C, and D (GRA, GRB, GRC, and GRD)

GRA


Address: H'FFFF82



Value after reset: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

GRB

Address: H'FFFF84



Value after reset: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

GRC


Address: H'FFFF86



Value after reset: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

GRD

Address: H'FFFF88



Value after reset: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Each general register is a 16-bit readable/writable register that can function as either an output-compare register or an input-capture register. The function is selected by settings in TRCIOR0 and TRCIOR1.

When a general register is used as an input-compare register, its value is constantly compared with the TRCCNT value. When the two values match (a compare match), the corresponding flag (the IMFA, IMFB, IMFC, or IMFD bit) in TRCSR is set to 1. An interrupt request is generated at this time, when the IMIEA, IMIEB, IMIEC, or IMIED bit in TRCIER is set to 1. A compare match output can be selected in TRCIOR.

When a general register is used as an input-capture register, an external input-capture signal is detected and the current TRCCNT value is stored in the general register. The corresponding flag (the IMFA, IMFB, IMFC, or IMFD bit) in TRCSR is set to 1. If the corresponding interrupt-enable bit (the IMIEA, IMIEB, IMIEC, or IMIED bit) in TRCIER is set to 1 at this time, an interrupt request is generated. The edge of the input-capture signal is selected in TRCIOR.

GRC and GRD can be used as buffer registers of GRA and GRB, respectively, by setting BUFEA and BUFEB in TRCMR.

For example, when GRA is set as an output-compare register and GRC is set as the buffer register for GRA, the value in the buffer register GRC is sent to GRA whenever compare match A is generated.

When GRA is set as an input-capture register and GRC is set as the buffer register for GRA, the value in TRCCNT is transferred to GRA and the value in the buffer register GRA is transferred to GRC whenever an input capture is generated.

GRA to GRD must be written or read in 16-bit units; 8-bit access is not allowed. GRA to GRD are initialized to H'FFFF by a reset.

15.3 Operation

Timer RC has the following operating modes.

- **Timer mode operation**
Enables output compare and input capture functions by setting the IOA2 to IOA0 and IOB2 to IOB0 bits in TRCIOR0 and the IOC3 to IOC0 and IOD3 to IOD0 bits in TRCIOR1.
- **PWM mode operation**
Enables PWM mode operation by setting the PWMD, PWMC, and PWMB bits in TRCMR.
- **PWM2 mode operation**
Enables PWM2 mode operation by setting the PWM2 bit in TRCMR.

The FTIOA to FTIOD pins indicate the timer output mode by each register setting. Set 1 to the PMCR and PMR bits corresponding to the pins selected by the PMC.

Table 15.3 FTIOA Pin Functions

Register Name	TRCOER	TRCMR	TRCIOR0	
Bit Name	EA	PWM2	IOA2 to IOA0	Function
Setting values	0	1	001, 01X	Timer mode waveform output (output compare function)
	X	1	1XX	Timer mode (input capture function)
	X	1	000	General input port (when PCR = 0 on the corresponding pin)
		Other than above		Setting prohibited

[Legend]

X: Don't care.

Table 15.4 FTIOB Pin Functions

Register Name	TRCOER	TRCMR		TRCIOR0	
Bit Name	EB	PWM2	PWMB	IOB2 to IOB0	Function
Setting values	0	0	X	XXX	PWM2 mode waveform output
	0	1	1	XXX	PWM mode waveform output
	0	1	0	001, 01X	Timer mode waveform output (output compare function)
	X	1	0	1XX	Timer mode (input capture function)
	X	1	0	000	General input port (when PCR = 0 on the corresponding pin)
Other than above					Setting prohibited

[Legend]

X: Don't care.

Table 15.5 FTIOC Pin Functions

Register Name	TRCOER	TRCMR		TRCIOR1	
Bit Name	EC	PWM2	PWMC	IOC2 to IOC0	Function
Setting values	0	1	1	XXX	PWM mode waveform output
	0	1	0	001, 01X	Timer mode waveform output (output compare function)
	X	1	0	1XX	Timer mode (input capture function)
	X	1	0	000	General input port (when PCR = 0 on the corresponding pin)
	Other than above				

[Legend]

X: Don't care.

Table 15.6 FTIOD Pin Functions

Register Name	TRCOER	TRCMR		TRCIOR1	
Bit Name	ED	PWM2	PWMD	IOD2 to IOD0	Function
Setting values	0	1	1	XXX	PWM mode waveform output
	0	1	0	001, 01X	Timer mode waveform output (output compare function)
	X	1	0	1XX	Timer mode (input capture function)
	X	1	0	000	General input port (when PCR = 0 on the corresponding pin)
	Other than above				Setting prohibited

[Legend]

X: Don't care.

15.3.1 Timer Mode Operation

TRCCNT performs free-running or periodic counting operations. After a reset, TRCCNT is set as a free-running counter. When the CTS bit in TRCMR is set to 1, TRCCNT starts counting. When the TRCCNT value overflows from H'FFFF to H'0000, the OVF flag in TRCSR is set to 1. If the OVIE in TRCIER is set to 1, an interrupt request is generated. Figure 15.2 shows an example of free-running counting.




Figure 15.2 Free-Running Counter Operation

Periodic counting operation can be performed when GRA is set as an output compare register and the CCLR bit in TRCCR1 is set to 1. When the counter value matches GRA, TRCCNT is cleared to H'0000, and the IMFA flag in TRCSR is set to 1. If the corresponding IMIEA bit in TRCIER is set to 1, an interrupt request is generated. TRCCNT continues counting from H'0000. Figure 15.3 shows an example of periodic counting.




Figure 15.3 Periodic Counter Operation

By setting a general register as an output compare register, the specified level of a signal can be output on the FTIOA, FTIOB, FTIOC, or FTIOD pin on compare match A, B, C, or D. The output level can be selected from 0, 1, or toggle. Figure 15.4 shows an example of TRCCNT functioning as a free-running counter. In this example, 1 is output on compare match A and 0 is output on compare match B. When the signal level is already at the selected output level, it is not changed on a compare match.




Figure 15.4 0 and 1 Output Example (TOA = 0, TOB = 1)

Figure 15.5 shows an example of toggled output when TRCCNT functions as a free-running counter, and the toggled output is selected for both compare matches A and B.




Figure 15.5 Toggle Output Example (TOA = 0, TOB = 1)

Figure 15.6 shows another example of toggled output when TRCCNT functions as a periodic counter on both compare matches A and B.




Figure 15.6 Toggle Output Example (TOA = 0, TOB = 1)

The TRCCNT value can be captured into a general register (GRA, GRB, GRC, or GRD) when signal levels are changed on an input-capture pin (FTIOA, FTIOB, FTIOC, or FTIOD) by specifying the general register as an input capture register. The capture timing can be selected from the rising, falling, or both edges. By using the input-capture function, the width or cycle of a pulse can be measured. Figure 15.7 shows an example of an input capture when both edges of the FTIOA signal and the falling edge of the FTIOB signal are selected as capture timings. TRCCNT functions as a free-running counter.




Figure 15.7 Input Capture Operating Example

Figure 15.8 shows an example of buffer operation when GRA is set as an input-capture register and GRC is set as the buffer register for GRA. TRCCNT functions as a free-running counter and is captured at both rising and falling edges of the FTIOA signal. Due to the buffer operation, the GRA value is transferred to GRC on an input-capture A and the TRCCNT value is stored in GRA.




Figure 15.8 Buffer Operation Example (Input Capture)

15.3.2 PWM Mode Operation

In PWM mode, PWM waveforms are generated by using GRA as the cycle register and GRB, GRC, and GRD as duty cycle registers. PWM waveforms are output from the FTIOB, FTIOC, and FTIOD pins. Up to three-phase PWM waveforms can be output. In PWM mode, a general register functions as an output compare register automatically. The initial output level of each pin depends on the settings in TRCCR1 and TRCCR2. Table 15.7 shows an example of the initial output level of the FTIOB pin.

Table 15.7 Initial Output Level of FTIOB Pin

Bit TOB (TRCCR1)	Bit POLB (TRCCR2)	Initial Output Level
0	0	1
0	1	0
1	0	0
1	1	1

The output level of each pin is determined by the value of the corresponding PWM mode output level control bit (POLB, POLC, or POLD) in TRCCR2. When POLB is 0, the FTIOB output pin is set to 0 on compare match B, and set to 1 on compare match A, whereas when POLB is 1, the FTIOB output pin is set to 1 on compare match B, and set to 0 on compare match A. When an output pin is set to PWM mode, the settings in TRCIOR0 and TRCIOR1 are ignored. If the same value is set in the cycle register and duty cycle register, output levels are not changed when a compare match occurs.

Figure 15.9 shows an example of operation in PWM mode. The output signals go 1 and TRCCNT is cleared on compare match A, and the output signals go 0 on compare match B, C, and D.




Figure 15.9 PWM Mode Example (1)

Figure 15.10 shows another example of operation in PWM mode. The output signals go 0 and TRCCNT is cleared on compare match A, and the output signals go 1 on compare match B, C, and D.




Figure 15.10 PWM Mode Example (2)

Figure 15.11 shows an example of buffer operation when the FTIOB pin is set to PWM mode and GRD is set as the buffer register for GRB. TRCCNT is cleared on compare match A, and the FTIOB pin outputs 1 on compare match B and 0 on compare match A.

Due to the buffer operation, the FTIOB output levels are changed and the value of buffer register GRD is transferred to GRB whenever compare match B occurs. This procedure is repeated every time compare match B occurs.




Figure 15.11 Buffer Operation Example (Output Compare)

Figures 15.12 and 15.13 show examples of the output of PWM waveforms with duty cycles of 0% and 100%.




Figure 15.12 PWM Mode Example (Initial Output Set to 0)




Figure 15.13 PWM Mode Example (Initial Output Set to 1)

15.3.3 PWM2 Mode Operation

In PWM2 mode, waveforms are output on the FTIOB pin when a compare match occurs on GRB or GRC. GRD functions as a buffer register for GRB by setting the BUFEB bit in TRCMR to 1. The output level of the FTIOB signal is specified by the TOB bit in TRCCR1. When TOB = 0, 1 is output on a compare match of GRC and 0 is output on a compare match of GRB. When TOB = 1, 0 is output on a compare match of GRC and 1 is output on a compare match of GRB.

Table 15.8 shows the correspondence between the pin configuration and GR registers and figure 15.14 is a block diagram in PWM2 mode.

Figures 15.15 and 15.16 show the GRD and GRB buffer operating timing in PWM2 mode.

In PWM2 mode, the value of GRD is transferred to GRB on a compare match of GRA and the counter is cleared. Note, however, that the counter is only cleared when the CCLR bit in TRCCR1 is set to 1. Moreover, when the trigger input is enabled by the TCEG1 and TCEG0 bits in TRCCR2, the value of GRD is transferred to GRB by the trigger signal and the counter is cleared. The input/output pins of timers which do not operate in PWM2 mode are only used as general I/O ports.

Table 15.8 Pin Configuration in PWM2 Mode and GR Registers

Pin Name	Input/Output	Compare Match Register	Buffer Register
FTIOA	I/O	Port*/TRGC	Port*/TRGC
FTIOB	Output	GRB	GRD
		GRC	—
FTIOC	I/O	Port*	Port*
FTIOD	I/O	Port*	Port*

Note: * When the port functions, clear the PMR bit on the corresponding pin to 0.




Figure 15.14 Block Diagram in PWM2 Mode




Figure 15.15 GRD and GRB Buffer Operating Timing in PWM2 Mode (1)




Figure 15.16 GRD and GRB Buffer Operating Timing in PWM2 Mode (2)

In PWM2 mode, a pulse with arbitrary pulse width and delay time to the TRGC input can be output from the FTIOB pin

Figures 15.17 and 15.18 show these examples in PWM2 mode. In these examples, the falling edge of the TRGC input is selected by TRCCR (setting the TCEG1 bit to 1 and clearing the TCEG0 bit to 0), TRCCNT continues counting-up on compare match A of GRA (clearing the CSTP bit in TRCCR2 to 0), and GRD is set as the buffer register (setting the BUFEB bit in TRCMR to 1). The initial value of the output signal is set to either 0 or 1 by TRCCR1 (clearing the TOB bit to 0 or setting the TOB bit to 1), TRCCNT is cleared on compare match A (setting the CCLR bit in TRCCR1 to 1), and the waveform is output from the FTIOB pin (clearing the PWM2 bit in TRCMR to 0).

When the TOB bit in TRCCR1 is cleared to 0 with the PWM2 mode function, the input edge is ignored while the FTIOB pin is driven high. Whereas, when the TOB bit is set to 1, the input edge is ignored while the FTIOB pin is driven low. The transfer from GRD to GRB is carried out on a compare match of GRA and the TRGC input. However, if the TRGC input is canceled due to the change of the FTIOB level, the transfer from GRD to GRB is not carried out.




Figure 15.17 Example (1) of TRGC Synchronous Operation in PWM2 Mode




Figure 15.18 Example (2) of TRGC Synchronous Operation in PWM2 Mode

The following is an example of stopping operation of the counter in PWM2 mode. When the CSTOP bit in TRCCR2 is set to 1 and the CCLR bit in TRCCR1 is set to 1, TRCCNT is cleared to H'0000 on a compare match with GRA and stops counting. Moreover, TRCCNT is forcibly stopped and cleared to the initial value when the CTS bit in TRCMR is cleared to 0. Figure 15.19 shows such an example when the TOB bit in TRCCR1 is cleared to 0 and set to 1.




Figure 15.19 Example of Stopping Operation of the Counter in PWM2 Mode

The following is an example of output operation of the one-shot pulse waveform in PWM2 mode. When the TRGC input is disabled by TRCCR2 (clearing the TCEG1 and TCEG0 bits to 0), TRCCNT is set to stop counting-up on compare match A with GRA (setting the CSTP bit in TRCCR2 to 1), TRCCNT is cleared on compare match A (setting the CCRL bit in TRCCR1 to 1), and the initial value of the output signal is set to 0 by TRCCR1 (clearing the TOB bit to 0), TRCCNT starts counting when the CTS bit in TRCMR is set to 1. Then, TRCCNT is cleared to H'0000 on a compare match with GRA and stops counting, and the one-shot pulse waveform is output. Figure 15.20 shows such an example.




Figure 15.20 Example (1) of Output Operation of One-Shot Pulse Waveform in PWM2 Mode

The following is an example of operation when TRCCNT starts counting by the TRGC input and the one-shot pulse waveform is output in PWM2 mode. When the falling edge of the TRGC input is selected by TRCCR2 (setting the TCEG1 bit to 1 and clearing the TCEG0 bit to 0), TRCCNT is set to counting-up on compare match A with GRA (setting the CSTP bit in TRCCR2 to 1), TRCCNT is cleared on compare match A (setting the CCRL bit in TRCCR1 to 1), and the initial value of the output signal is set to 0 by TRCCR1 (clearing the TOB bit to 0), TRCCNT starts counting at the falling edge of FTIOA/TRGC after the CTS bit in TRCMR has been set to 1. Then, TRCCNT is cleared to H'0000 on a compare match with GRA and stops counting, and the one-shot pulse waveform is output. Figure 15.21 shows such an example.




Figure 15.21 Example (2) of Output Operation of One-Shot Pulse Waveform in PWM2 Mode

15.3.4 Digital Filtering Function for Input Capture Inputs

Input signals on the FTIOA to FTIOD and TRGC pin can be input via the digital filters. The digital filter includes three latches connected in series and a match detector circuit. The input signals on the FTIOA to FTIOD or TRGC pins are using on the sampling clock specified by the DFCK1 and DFCK0 bits in TRCDF. When outputs of the three latches match, the match detector circuit outputs the signal level of the input. Otherwise, the output remains unchanged. That is, when a pulse width is equal to or greater than three sampling clock cycles, the pulse is input as a signal. When a pulse width is less than three sampling clock cycles, the pulse is considered as noise to be removed.




Figure 15.22 Block Diagram of Digital Filter

15.3.5 A/D Conversion Start Trigger Setting Function

Timer RC can generate the A/D conversion start trigger signal on compare matches A, B, C, and D by setting the timer RC A/D conversion start trigger control register (TRCADCR). Figure 15.23 shows an example where the A/D conversion start trigger signal is set to be output on compare matches B and C.




Figure 15.23 Example of Compare Match

In buffer operation, a buffer register cannot be used to generate the A/D conversion start trigger. Moreover, GRC cannot serve as a buffer register for GRA in PWM2 mode. Table 15.9 shows the A/D conversion start trigger source in each operating mode.

Table 15.9 A/D Conversion Start Trigger Generation in Each Operating Mode

Operating Mode	Buffer Operation	A/D Conversion Start Trigger Generation			
		GRA	GRB	GRC	GRD
Input capture	Enabled	×	×	×	×
	Disabled	×	×	×	×
Compare match	Enabled	○	○	×	×
	Disabled	○	○	○	○
PWM mode	Enabled	○	○	×	×
	Disabled	○	○	○	○
PWM2 mode	Enabled	○	○	○	×
	Disabled	○	○	○	○

[Legend]

- : The A/D conversion start trigger signal is generated.
- ×: The A/D conversion start trigger signal is not generated.

15.3.6 Function of Changing Output Pins for GR

With the settings of bits IOC3 and IOD3 in TRCIOR1, pins for outputs of compare match signals for GRC and GRD can be changed from the FTIOC and FTIOD pins to the FTIOA and FTIOB pins. This means that the compare match A signal with the compare match C signal can be output on the FTIOA pin. The compare match B with the compare match D signal can be output on the FTIOB pin. Figure 15.24 is a block diagram of this function. Channel 0 and channel 1 can be set independently.




Figure 15.24 Block Diagram of Output Pins for GR

Figure 15.25 is an example when non-overlapped pulses are output on pins FTIOA and FTIOB. In this example, TRCCNT functions as a periodic counter which is cleared on compare match A (bit CCLR in TRCCR1 is set to 1), an output signal is toggled on compare match A (bits IOA2 to IOA0 in TRCIOR0 are set to B'011), the output signal on the FTIOA pin is toggled on compare match C (GRC) (bits IOC3 to IOC0 in TRCIOR1 are set to B'0X11), an output signal is toggled on compare match B (GRB) (bits IOB2 to IOB0 in TRCIOR0 are set to B'011), and the output signal on the FTIOB pin is toggled on compare match D (GRD) (bits IOD3 to IOD0 in TRCIOR1 are set to B'0X11). The cycle of the pulse is arbitrary.




Figure 15.25 Example of Non-Overlapped Pulses Output on Pins FTIOA and FTIOB (TRCCNT Used)

15.3.7 Operation through an Event Link

Using the event link controller (ELC), timer RC can be made to operate in the following ways in relation to events occurring in other modules.

(1) Staring Counter Operation

The start of counting operations by timer RC can be selected by ELOPA of the ELC. When the event specified by ELSR2 occur, the CTS bit in TRCMR is set to 1, which stars counting by timer RC. However, if the specified event occurs when the CTS bit has already been set to 1, the event is not effective.

(2) Counting Event

The counting of events by timer RC can be selected by ELOPA of the ELC. When the event specified in ELSR2 occurs, event counter operation proceeds with that event as the source to drive counting, regardless of the setting of the CKS[2:0] bits in TRCCR1 and the CTS bit in TRCMR. When the value of the counter is read, the value read out is the actual number of input events.

(3) Input Capture

Input capture operation of timer RC can be selected by ELOPA of the ELC. When the event specified in ELSR2 occurs, GRD captures the value of TRCCNT. When input capture operation initiated by an event link is in use, set the IOD[3:0] bits = b'1101 in TRCIOR1 of timer RC, set the CTS bit in TRCMR to 1, and then start the counter. Since input on the FTIOD pin becomes valid at the same time, fix the input to the FTIOD pin or take other measures such as not allocating the FTIOD pin to the port in the PMC, etc.

15.4 Operation Timing

15.4.1 TRCCNT Counting Timing

Figure 15.26 shows the TRCCNT count timing when the internal clock source is selected. Figure 15.27 shows the timing when the external clock source is selected.




Figure 15.26 Count Timing for Internal Clock Source




Figure 15.27 Count Timing for External Clock Source

15.4.2 Output Compare Output Timing

The compare match signal is generated in the last state in which TRCCNT and GR match (when TRCCNT changes from the matching value to the next value). When the compare match signal is generated, the output value selected in TRCIOR is output on the compare match output pin (FTIOA, FTIOB, FTIOC, or FTIOD).

When TRCCNT matches GR, the compare match signal is generated only after the next counter clock pulse is input.

Figure 15.28 shows the output compare timing.




Figure 15.28 Output Compare Output Timing

15.4.3 Input Capture Timing

Input capture on the rising edge, falling edge, or both edges can be selected through settings in TRCIOR0 and TRCIOR1. Figure 15.29 shows the timing when the falling edge is selected.




Figure 15.29 Input Capture Input Signal Timing

15.4.4 Timing of Counter Clearing by Compare Match

Figure 15.30 shows the timing when the counter is cleared by compare match A. When the GRA value is N, the counter counts from 0 to N, and its cycle is N + 1.




Figure 15.30 Timing of Counter Clearing by Compare Match

15.4.5 Buffer Operation Timing

Figures 15.31 and 15.32 show the buffer operation timing.




Figure 15.31 Buffer Operation Timing (Compare Match)




Figure 15.32 Buffer Operation Timing (Input Capture)

15.4.6 Timing of IMFA to IMFD Flag Setting at Compare Match

If a general register (GRA, GRB, GRC, or GRD) matches TRCCNT, the corresponding IMFA to IMFD flag which is used as output compare register is set to 1.

The compare match signal is generated in the last state in which the values match (when TRCCNT is updated from the matching count to the next count). Therefore, when TRCCNT matches a general register (GRA, GRB, GRC, or GRD), the compare match signal is generated only after the next TRCCNT clock pulse is input.

Figure 15.33 shows the timing of the IMFA to IMFD flag setting at compare match.




Figure 15.33 Timing of IMFA to IMFD Flag Setting at Compare Match

15.4.7 Timing of IMFA to IMFD Setting at Input Capture

The corresponding IMFA, IMFB, IMFC, or IMFD flag which functions as a general register is set to 1 when an input capture occurs. Figure 15.34 shows the timing of the IMFA to IMFD flag setting at input capture.




Figure 15.34 Timing of IMFA to IMFD Flag Setting at Input Capture

15.4.8 Timing of Status Flag Clearing

When the CPU reads a status flag while it is set to 1, then writes 0 in the status flag, the status flag is cleared. Figure 15.35 shows the status flag clearing timing.




Figure 15.35 Timing of Status Flag Clearing by CPU

15.4.9 Timing of A/D Conversion Start Trigger Generation on Compare Match

Figure 15.36 shows the timing of the A/D conversion start trigger generation on compare match.




Figure 15.36 Timing of A/D Conversion Start Trigger Generation on Compare Match

15.5 Usage Notes

The following types of contention or operation can occur in timer RC operation.

1. When the digital filtering function for input is not in use, the pulse width of the input clock signal and the input capture signal must be at least three system clock (ϕ) cycles when the CKS2 to CKS0 bits in TRCCR1 = B'0XX or B'10X, and at least $3 \times \phi_{40}$ cycles for B'110; shorter pulses will not be detected correctly.
2. Writing to registers is performed in the T2 state of a TRCCNT write cycle.
If counter clear signal occurs in the T2 state of a TRCCNT write cycle, clearing of the counter takes priority and the write is not performed, as shown in figure 15.37. If the TRCCNT write cycle contends with the TRCCNT counting-up, writing takes precedence.
3. TRCCNT may erroneously count up depends on the timing of switching internal clocks. The count clock is generated by detecting the rising edge of the divided system clock (ϕ) when the internal clock is selected. If clocks are switched as shown in figure 15.38, the change from the low level of the previous clock to the high level of the new clock is considered as the rising edge. In this case, TRCCNT counts up the clock erroneously.
4. If timer RC enters the module standby mode while an interrupt is being requested, the interrupt request cannot be cleared. Before entering the module standby mode, disable interrupt requests.




Figure 15.37 Contention between TRCCNT Write and Clear




Figure 15.38 Internal Clock Switching and TRCCNT Operation

- The TOA to TOD bits in TRCCR1 decide the output value of the FTIO pin until the first compare match occurs. Once a compare match occurs and this compare match changes the values of FTIOA to FTIOD output, the values of the FTIOA to FTIOD pin output and the values read from the TOA to TOD bits may differ. Moreover, when the writing to TRCCR1 and the generation of the compare match A to D occur at the same timing, the writing to TRCCR1 has the priority. Thus, output change due to the compare match is not reflected to the FTIOA to FTIOD pins. Therefore, when bit manipulation instruction is used to write to TRCCR1, the values of the FTIOA to FTIOD pin output may result in an unexpected result. When TRCCR1 is to be written to while compare match is operating, stop the counter once before accessing to TRCCR1, read the port H state to reflect the values of FTIOA to FTIOD output, to TOA to TOD, and then restart the counter. Figure 15.39 shows an example when the compare match and the bit manipulation instruction to TRCCR1 occur at the same timing.

TRCCR1 has been set to H'06. Compare match B and compare match C are used. The FTIOB pin output 1, and is set to the toggle output or the 0 output on compare match B.
When the TOC bit is cleared (the FTIOC signal is low) by execution of BCLR #2, @TRCCR1 and compare match B occurs at the same timing as shown below, writing H'02 to TRCCR1 has priority and the FTIOB signal is not driven low on compare match B; the FTIOB signal remains high.

Bit	7	6	5	4	3	2	1	0
TRCCR1	CCLR	CKS2	CKS1	CKS0	TOD	TOC	TOB	TOA
Setting	0	0	0	0	0	1	1	0

BCLR #2, @TRCCR1

- (1) TRCCR1 is read as H'06.
- (2) TRCCR1 is modified from H'06 to H'02.
- (3) H'02 is written to TRCCR1.




Figure 15.39 When Compare Match and Bit Manipulation Instruction to TRCCR1 Occur at the Same Timing

6. When the internal $\phi 40$ clock is selected as the counter source (the CKS[2:0] bits in TRCCR1 = B'110), if any register of timer RC is to be read immediately after writing to another register in a given module, proceed with reading after having executed one NOP instruction.




Figure 15.40 Example of Flow for Reading Immediately after Writing to a Register

Section 16 Timer RD

This LSI has two units of 16-bit timers (timer RD_0 and timer RD_1), each of which has two channels. Table 16.1 lists the timer RD functions, table 16.2 lists the channel configuration of timer RD, and figure 16.1 is a block diagram of the entire timer RD. Block diagrams of channels 0 and 1 are shown in figures 16.2 and 16.3.

Timer RD_0 has the same functions as timer RD_1. Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

Note: Products of the H8S/20103R and H8S/20115R Groups only have one unit (Timer RD_0).

16.1 Features

- Capability to process up to eight inputs/outputs
- Eight general registers (GR): four registers for each channel
Independently assignable output compare or input capture functions
- Selection of seven counter clock sources: six internal clocks (ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/32$, and $\phi/40M$) and an external clock
- Seven selectable operating modes
 - Timer mode
 - Output compare function (Selection of 0 output, 1 output, or toggle output)
 - Input capture function (Rising edge, falling edge, or both edges)
 - Synchronous operation
 - Timer counters_0 and _1 (TRDCNT_0 and TRDCNT_1) can be written simultaneously.
 - Simultaneous clearing by compare match or input capture is possible.
 - PWM mode
 - Up to six-phase PWM output can be provided with desired duty ratio.
 - PWM3 mode
 - One-phase PWM output for non-overlapped normal and counter phases
 - Reset synchronous PWM mode
 - Three-phase PWM output for normal and counter phases
 - Complementary PWM mode
 - Three-phase PWM output for non-overlapped normal and counter phases
 - The A/D conversion start trigger can be set for PWM cycles.

— Buffer operation

The input capture register can be consisted of double buffers.

The output compare register can automatically be modified.

- High-speed access by the internal 16-bit bus

16-bit TRDCNT and GR registers can be accessed in high speed by a 16-bit bus interface

- Any initial timer output value can be set
- Output of the timer is disabled by external trigger
- Eleven interrupt sources

Four compare match/input capture interrupts and an overflow interrupt are available for each channel. An underflow interrupt can be set for channel 1.

Table 16.1 Timer RD Functions (One Unit)

Item		Channel 0	Channel 1
Count clock		Internal clocks: ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/32$, $\phi/40M$ External clock: FTIOA0 (TCLK)	
General registers (output compare/input capture registers)		GRA_0, GRB_0, GRC_0, GRD_0	GRA_1, GRB_1, GRC_1, GRD_1
Buffer register		GRC_0, GRD_0	GRC_1, GRD_1
I/O pins		FTIOA0, FTIOB0, FTIOC0, FTIOD0	FTIOA1, FTIOB1, FTIOC1, FTIOD1
Counter clearing function		Compare match/input capture of GRA_0, GRB_0, GRC_0, or GRD_0	Compare match/input capture of GRA_1, GRB_1, GRC_1, or GRD_1
Compare match output	0 output	Yes	Yes
	1 output	Yes	Yes
	Toggle output	Yes	Yes
Input capture function		Yes	Yes
Synchronous operation		Yes	Yes
PWM mode		Yes	Yes
PWM3 mode		Yes	Yes
Reset synchronous PWM mode		Yes	Yes
Complementary PWM mode		Yes	Yes
Buffer function		Yes	Yes
Interrupt sources		Compare match/ input capture A0 to D0 Overflow	Compare match/ input capture A1 to D1 Overflow Underflow

Table 16.2 Channel Configuration of Timer RD

Unit	Channel	Pin	
Timer RD_0 (Unit 0)	0	FTIOA0	
		FTIOB0	
		FTIOC0	
		FTIOD0	
	1	FTIOA1	
		FTIOB1	
		FTIOC1	
		FTIOD1	
	Shared by channels 0 and 1		TRDOI_0
	Timer RD_1 (Unit 1)	2	FTIOA2
FTIOB2			
FTIOC2			
FTIOD2			
3		FTIOA3	
		FTIOB3	
		FTIOC3	
		FTIOD3	
Shared by channels 2 and 3		TRDOI_1	




Figure 16.1 Timer RD (One Unit) Block Diagram




Figure 16.2 Timer RD (Channel 0) Block Diagram




Figure 16.3 Timer RD (Channel 1) Block Diagram

Table 16.3 summarizes the timer RD pins.

Table 16.3 Pin Configuration (One Unit)

Pin Name	Input/Output	Function
FTIOA0	I/O	GRA_0 output compare output, GRA_0 input capture input, or external clock input (TCLK)
FTIOB0	I/O	GRB_0 output compare output, GRB_0 input capture input, or PWM output
FTIOC0	I/O	GRC_0 output compare output, GRC_0 input capture input, or PWM synchronous output (in reset synchronous PWM and complementary PWM modes)
FTIOD0	I/O	GRD_0 output compare output, GRD_0 input capture input, or PWM output
FTIOA1	I/O	GRA_1 output compare output, GRA_1 input capture input, or PWM output (in reset synchronous PWM and complementary PWM modes)
FTIOB1	I/O	GRB_1 output compare output, GRB_1 input capture input, or PWM output
FTIOC1	I/O	GRC_1 output compare output, GRC_1 input capture input, or PWM output
FTIOD1	I/O	GRD_1 output compare output, GRD_1 input capture input, or PWM output
$\overline{\text{TRDOI}}_0$	Input	Input pin for timer output disabling signal

16.2 Register Descriptions

Timer RD has the following registers.

Common

- Timer RD start register (TRDSTR)
- Timer RD mode register (TRDMDR)
- Timer RD PWM mode register (TRDPMR)
- Timer RD function control register (TRDFCR)
- Timer RD output master enable register 1 (TRDOER1)
- Timer RD output master enable register 2 (TRDOER2)
- Timer RD output control register (TRDOCR)
- Timer RD A/D conversion start trigger control register (TRDADCR)

Channel 0

- Timer RD control register_0 (TRDCR_0)
- Timer RD I/O control register A_0 (TRDIORA_0)
- Timer RD I/O control register C_0 (TRDIORC_0)
- Timer RD status register_0 (TRDSR_0)
- Timer RD interrupt enable register_0 (TRDIER_0)
- PWM mode output level control register_0 (POCR_0)
- Timer RD digital filtering function select register_0 (TRDDF_0)
- Timer RD counter_0 (TRDCNT_0)
- General register A_0 (GRA_0)
- General register B_0 (GRB_0)
- General register C_0 (GRC_0)
- General register D_0 (GRD_0)

Channel 1

- Timer RD control register_1 (TRDCR_1)
- Timer RD I/O control register A_1 (TRDIORA_1)
- Timer RD I/O control register C_1 (TRDIORC_1)
- Timer RD status register_1 (TRDSR_1)
- Timer RD interrupt enable register_1 (TRDIER_1)
- PWM mode output level control register_1 (POCR_1)
- Timer RD digital filtering function select register_1 (TRDDF_1)
- Timer RD counter_1 (TRDCNT_1)
- General register A_1 (GRA_1)
- General register B_1 (GRB_1)
- General register C_1 (GRC_1)
- General register D_1 (GRD_1)

16.2.1 Timer RD Start Register (TRDSTR)

Address: H'FFFFD2, H'FF0592

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	CSTPN1	CSTPN0	STR1	STR0
Value after reset:	1	1	1	1	1	1	0	0

Bit	Symbol	Bit Name	Description	R/W
7 to 4	—	Reserved	These bits are read as 1. The write value should be 1.	—
3	CSTPN1	Channel 1 counter stop	<p>0: Counting is stopped on a compare match of TRDCNT_1 and GRA_1</p> <p>1: Counting is continued on a compare match of TRDCNT_1 and GRA_1</p> <p>Set this bit to 1 to restart counting after the counting has been stopped on a compare match.</p>	R/W
2	CSTPN0	Channel 0 counter stop	<p>0: Counting is stopped on a compare match of TRDCNT_0 and GRA_0</p> <p>1: Counting is continued on a compare match of TRDCNT_0 and GRA_0</p> <p>Set this bit to 1 to restart counting after the counting has been stopped on a compare match.</p>	R/W
1	STR1	Channel 1 counter start	<p>0: TRDCNT_1 stops counting.</p> <p>1: TRDCNT_1 starts counting.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> • When 1 is written in STR1 • When the specified event is occurred after ELOPB of the event link controller is selected counting by timer RD_0 for channel 1. <p>[Clearing conditions]</p> <ul style="list-style-type: none"> • When 0 is written in STR1 while CSTPN1 = 1 • When the compare match A1 signal is generated while CSTPN1 = 0 	R/W

Bit	Symbol	Bit Name	Description	R/W
0	STR0	Channel 0 counter start	<p>0: TRDCNT_0 stops counting. 1: TRDCNT_0 starts counting.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> • When 1 is written in STR0 • When the specified event is occurred after ELOPA of the event link controller is selected counting by timer RD_0 for channel 0. <p>[Clearing conditions]</p> <ul style="list-style-type: none"> • When 0 is written in STR0 while CSTEPN0 = 1 • When the compare match A1 signal is generated while CSTEPN0 = 0 	R/W

Note: Use a MOV instruction to modify this register.

16.2.2 Timer RD Mode Register (TRDMDR)

Address: H'FFFFD3, H'FF0593

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	BFD1	BFC1	BFD0	BFC0	—	—	—	SYNC

Value after reset: 0 0 0 0 1 1 1 0

Bit	Symbol	Bit Name	Description	R/W
7	BFD1	Buffer operation D1	0: GRD_1 operates normally 1: GRB_1 and GRD_1 are used together for buffer operation	R/W
6	BFC1	Buffer operation C1	0: GRC_1 operates normally 1: GRA_1 and GRC_1 are used together for buffer operation	R/W
5	BFD0	Buffer operation D0	0: GRD_0 operates normally 1: GRB_0 and GRD_0 are used together for buffer operation	R/W
4	BFC0	Buffer operation C0	0: GRC_0 operates normally 1: GRA_0 and GRC_0 are used together for buffer operation	R/W
3 to 1	—	Reserved	These bits are read as 1. The write value should be 1.	—
0	SYNC	Timer synchronization	0: TRDCNT_1 and TRDCNT_0 operate as independent timer counters 1: TRDCNT_1 and TRDCNT_0 operate synchronously TRDCNT_1 and TRDCNT_0 can be pre-set or cleared synchronously.	R/W

16.2.3 Timer RD PWM Mode Register (TRDPMR)

Address: H'FFFFD4, H'FF0594

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	PWMD1	PWMC1	PWMB1	—	PWMD0	PWMC0	PWMB0
Value after reset:	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is read as 1. The write value should be 1.	—
6	PWMD1	PWM mode D1	0: FTIOD1 operates normally 1: FTIOD1 operates in PWM mode	R/W
5	PWMC1	PWM mode C1	0: FTIOC1 operates normally 1: FTIOC1 operates in PWM mode	R/W
4	PWMB1	PWM mode B1	0: FTIOB1 operates normally 1: FTIOB1 operates in PWM mode	R/W
3	—	Reserved	This bit is read as 1. The write value should be 1.	—
2	PWMD0	PWM mode D0	0: FTIOD0 operates normally 1: FTIOD0 operates in PWM mode	R/W
1	PWMC0	PWM mode C0	0: FTIOC0 operates normally 1: FTIOC0 operates in PWM mode	R/W
0	PWMB0	PWM mode B0	0: FTIOB0 operates normally 1: FTIOB0 operates in PWM mode	R/W

16.2.4 Timer RD Function Control Register (TRDFCR)

Address: H'FFFFD5, H'FF0595

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PWM3	STCLK	ADEG	ADTRG	OLS1	OLS0	CMD[1:0]	

Value after reset: 1 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	PWM3	PWM3 mode select	0: PWM3 mode is selected 1: PWM3 mode is not selected* ¹	R/W
6	STCLK	External clock input select	0: External clock input is disabled 1: External clock input is enabled	R/W
5	ADEG	A/D trigger edge select	0: The A/D trigger signal is asserted when TRDCNT_0 matches GRA_0 in complementary PWM mode 1: The A/D trigger signal is asserted when TRDCNT_1 underflows in complementary PWM mode	R/W
4	ADTRG	External trigger disable	0: A/D trigger for PWM cycles is disabled in complementary PWM mode 1: A/D trigger for PWM cycles is enabled in complementary PWM mode* ²	R/W
3	OLS1	Output level select 1	0: Initial output is high and the active level is low. 1: Initial output is low and the active level is high.	R/W
2	OLS0	Output level select 0	0: Initial output is high and the active level is low. 1: Initial output is low and the active level is high.	R/W

Bit	Symbol	Bit Name	Description	R/W
1, 0	CMD[1:0]	Combination mode 1 and 0	<p>00: Channel 0 and channel 1 operate normally</p> <p>01: Channel 0 and channel 1 are used together to operate in reset synchronous PWM mode</p> <p>10: Channel 0 and channel 1 are used together to operate in complementary PWM mode (transferred when TRDCNT_0 matches GRA_0)</p> <p>11: Channel 0 and channel 1 are used together to operate in complementary PWM mode (transferred when TRDCNT_1 underflows)</p> <p>Note: When the reset synchronous PWM mode or complementary PWM mode is selected by these bits, this setting has the priority to the settings for PWM mode by each bit in TRDPMR. Stop TRDCNT_0 and TRDCNT_1 before making settings for reset synchronous PWM mode or complementary PWM mode.</p>	R/W

- Notes:
1. This bit is valid when both bits CMD1 and CMD0 are cleared to 0. When PWM3 mode is selected, TRDPMR, TRDIORA, and TRDIORC are invalid.
 2. The A/D converter registers should be set so that A/D conversion is started by an external trigger.

- OLS1 bit (output level select 1)

This bit selects the output level for counter phase in reset synchronous PWM mode and complementary PWM mode.

- OLS0 bit (output level select 0)

This bit selects the output level for normal phase in reset synchronous PWM mode and complementary PWM mode.




Figure 16.4 Example of Outputs in Reset Synchronous PWM Mode and Complementary PWM Mode

16.2.5 Timer RD Output Master Enable Register 1 (TRDOER1)

Address: H'FFFFD6, H'FF0596

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	ED1	EC1	EB1	EA1	ED0	EC0	EB0	EA0

Value after reset: 1 1 1 1 1 1 1 1 1

Bit	Symbol	Bit Name	Description	R/W
7	ED1	Master enable D1	0: FTIOD1 pin output is enabled according to the TRDPMR, TRDFCR, and TRDIORC_1 settings 1: FTIOD1 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORC_1 settings (FTIOD1 pin is operated as an I/O port).	R/W
6	EC1	Master enable C1	0: FTIOC1 pin output is enabled according to the TRDPMR, TRDFCR, and TRDIORC_1 settings 1: FTIOC1 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORC_1 settings (FTIOC1 pin is operated as an I/O port).	R/W

Bit	Symbol	Bit Name	Description	R/W
5	EB1	Master enable B1	0: FTIOB1 pin output is enabled according to the TRDPMR, TRDFCR, and TRDIORA_1 settings 1: FTIOB1 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORA_1 settings (FTIOB1 pin is operated as an I/O port).	R/W
4	EA1	Master enable A1	0: FTIOA1 pin output is enabled according to the TRDPMR, TRDFCR, and TRDIORA_1 settings 1: FTIOA1 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORA_1 settings (FTIOA1 pin is operated as an I/O port).	R/W
3	ED0	Master enable D0	0: FTIOD0 pin output is enabled according to the TRDPMR, TRDFCR, and TRDIORC_0 settings 1: FTIOD0 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORC_0 settings (FTIOD0 pin is operated as an I/O port).	R/W
2	EC0	Master enable C0	0: FTIOC0 pin output is enabled according to the TRDPMR, TRDFCR, and TRDIORC_0 settings 1: FTIOC0 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORC_0 settings (FTIOC0 pin is operated as an I/O port).	R/W
1	EB0	Master enable B0	0: FTIOB0 pin output is enabled according to the TRDPMR, TRDFCR, and TRDIORA_0 settings 1: FTIOB0 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORA_0 settings (FTIOB0 pin is operated as an I/O port).	R/W
0	EA0	Master enable A0	0: FTIOA0 pin output is enabled according to the TRDPMR, TRDFCR, and TRDIORA_0 settings 1: FTIOA0 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORA_0 settings (FTIOA0 pin is operated as an I/O port).	R/W

TRDOER1 enables/disables the outputs for channel 0 and channel 1. When $\overline{\text{TRDOI}}$ is selected for inputs, if a low level signal is input to $\overline{\text{TRDOI}}$, the bits in TRDOER1 are set to 1 to disable the output for timer RD.

16.2.6 Timer RD Output Master Enable Register 2 (TRDOER2)

Address: H'FFFFD7, H'FF0597

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PTO	—	—	—	—	—	—	—

Value after reset: 0 1 1 1 1 1 1 1 1

Bit	Symbol	Bit Name	Description	R/W
7	PTO	Timer output disabled mode	0: The corresponding bit in TRDOER1 is not set to 1 when the low level is input to the TRDOI pin 1: The corresponding bit in TRDOER1 is set to 1 when the low level is input to the TRDOI pin	R/W
6 to 0	—	Reserved	These bits are read as 1. The write value should be 1.	—

16.2.7 Timer RD Output Control Register (TRDOCR)

Address: H'FFFFD8, H'FF0598

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TOD1	TOC1	TOB1	TOA1	TOD0	TOC0	TOB0	TOA0

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	TOD1	Output level select D1	0: 0 output at the FTIOD1 pin* 1: 1 output at the FTIOD1 pin*	R/W
6	TOC1	Output level select C1	0: 0 output at the FTIOC1 pin* 1: 1 output at the FTIOC1 pin*	R/W
5	TOB1	Output Level Select B1	0: 0 output at the FTIOB1 pin* 1: 1 output at the FTIOB1 pin*	R/W
4	TOA1	Output level select A1	0: 0 output at the FTIOA1 pin* 1: 1 output at the FTIOA1 pin*	R/W
3	TOD0	Output level select D0	0: 0 output at the FTIOD0 pin* 1: 1 output at the FTIOD0 pin*	R/W

Bit	Symbol	Bit Name	Description	R/W
2	TOC0	Output level select C0	0: 0 output at the FTIOC0 pin* 1: 1 output at the FTIOC0 pin*	R/W
1	TOB0	Output level select B0	<ul style="list-style-type: none"> • In modes other than PWM3 mode <ul style="list-style-type: none"> 0: 0 output at the FTIOB0 pin* 1: 1 output at the FTIOB0 pin* • In PWM3 mode <ul style="list-style-type: none"> 0: 1 output at the FTIOB0 pin on GRB_1 compare match and 0 output at the FTIOB0 pin on GRB_0 compare match 1: 0 output at the FTIOB0 pin on GRB_1 compare match and 1 output at the FTIOB0 pin on GRB_0 compare match 	R/W
0	TOA0	Output level select A0	<ul style="list-style-type: none"> • In modes other than PWM3 mode <ul style="list-style-type: none"> 0: 0 output at the FTIOA0 pin* 1: 1 output at the FTIOA0 pin* • In PWM3 mode <ul style="list-style-type: none"> 0: 1 output at the FTIOB0 pin on GRA_1 compare match and 0 output at the FTIOB0 pin on GRA_0 compare match 1: 0 output at the FTIOB0 pin on GRA_1 compare match and 1 output at the FTIOB0 pin on GRA_0 compare match 	R/W

Note: * The change of the setting is immediately reflected in the output value.

TRDOCR selects the initial outputs before the first occurrence of a compare match. Note that bits OLS1 and OLS0 in TRDFCR set these initial outputs in reset synchronous PWM mode and complementary PWM mode.

In PWM3 mode, TRDOCR selects the output level of the FTIOA0 and FTIOB0 pins.

16.2.8 Timer RD A/D Conversion Start Trigger Control Register (TRDADCR)

Address: H'FFFFD9, H'FF0599

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	ADTRGD1E	ADTRGC1E	ADTRGB1E	ADTRGA1E	ADTRGD0E	ADTRGC0E	ADTRGB0E	ADTRGA0E

Value after reset: 0 0 0 0 0 0 0 0 0


Bit	Symbol	Bit Name	Description	R/W
7	ADTRGD1E	A/D conversion start trigger D1 enable	0: A/D conversion start trigger is not generated by compare match of GRD_1 1: A/D conversion start trigger is generated by compare match of GRD_1	R/W
6	ADTRGC1E	A/D conversion start trigger C1 enable	0: A/D conversion start trigger is not generated by compare match of GRC_1 1: A/D conversion start trigger is generated by compare match of GRC_1	R/W
5	ADTRGB1E	A/D conversion start trigger B1 enable	0: A/D conversion start trigger is not generated by compare match of GRB_1 1: A/D conversion start trigger is generated by compare match of GRB_1	R/W
4	ADTRGA1E	A/D conversion start trigger A1 enable	0: A/D conversion start trigger is not generated by compare match of GRA_1 1: A/D conversion start trigger is generated by compare match of GRA_1	R/W
3	ADTRGD0E	A/D conversion start trigger D0 enable	0: A/D conversion start trigger is not generated by compare match of GRD_0 1: A/D conversion start trigger is generated by compare match of GRD_0	R/W
2	ADTRGC0E	A/D conversion start trigger C0 enable	0: A/D conversion start trigger is not generated by compare match of GRC_0 1: A/D conversion start trigger is generated by compare match of GRC_0	R/W
1	ADTRGB0E	A/D conversion start trigger B0 enable	0: A/D conversion start trigger is not generated by compare match of GRB_0 1: A/D conversion start trigger is generated by compare match of GRB_0	R/W

Bit	Symbol	Bit Name	Description	R/W
0	ADTRGA0E	A/D conversion start trigger A0 enable	0: A/D conversion start trigger is not generated by compare match of GRA_0 1: A/D conversion start trigger is generated by compare match of GRA_0	R/W

TRDADCR selects the trigger source to start A/D conversion. A/D conversion start trigger is generated by a corresponding compare match.

16.2.9 Timer RD Counter (TRDCNT)

Address: H'FFFFB0, H'FFFFBA, H'FF0570, H'FF057A



Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Timer RD has two TRDCNT counters (TRDCNT_0 and TRDCNT_1), one for each channel. The TRDCNT counters are 16-bit readable/writable registers that increment/decrement according to input clocks. Input clocks can be selected by bits TPSC2 to TPSC0 in TRDCR. TRDCNT_0 and TRDCNT_1 increment/decrement in complementary PWM mode while they only increment in other modes.

The TRDCNT counters are initialized to H'0000 by compare matches with corresponding GRA, GRB, GRC, or GRD, or input captures to GRA, GRB, GRC, or GRD (counter clearing function). When the TRDCNT counters overflow, an OVF flag in TRDSR for the corresponding channel is set to 1. When TRDCNT_1 underflows, an UDF flag in TRDSR is set to 1. The TRDCNT counters cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.

16.2.10 General Registers A, B, C, and D (GRA, GRB, GRC, and GRD)


GRA

Address: H'FFFFB2, H'FFFFBC, H'FF0572, H'FF057C




GRB

Address: H'FFFFB4, H'FFFFBE, H'FF0574, H'FF057E




GRC

Address: H'FFFFB6, H'FFFFC0, H'FF0576, H'FF0580



GRD

Address: H'FFFFB8, H'FFFFC2, H'FF0578, H'FF0582



GR are 16-bit registers. Timer RD has eight general registers (GR), four for each channel. The GR registers are dual function 16-bit readable/writable registers, functioning as either output compare or input capture registers. Functions can be switched by TRDIORA and TRDIORC.


The values in GR and TRDCNT are constantly compared with each other when the GR registers are used as output compare registers. When the both values match, the IMFA to IMFD flags in TRDSR are set to 1. Compare match outputs can be selected by TRDIORA and TRDIORC.

When the GR registers are used as input capture registers, the TRDCNT value is stored after detecting external signals. At this point, IMFA to IMFD flags in the corresponding TRDSR are set to 1. Detection edges for input capture signals can be selected by TRDIORA and TRDIORC.

When PWM mode, complementary PWM mode, or reset synchronous PWM mode is selected, the values in TRDIORA and TRDIORC are ignored. Upon reset, the GR registers are set as output compare registers (no output) and initialized to H'FFFF. The GR registers cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.

16.2.11 Timer RD Control Register (TRDCR)

Address: H'FFFFC4, H'FFFFCB, H'FF0584, H'FF058B



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 5	CCLR[2:0]	Counter clear 2 to 0	000: Disables TRDCNT clearing 001: Clears TRDCNT by GRA compare match/input capture* ¹ 010: Clears TRDCNT by GRB compare match/input capture* ¹ 011: Synchronization clear; Clears TRDCNT in synchronous with counter clearing of the other channel's timer* ² 100: Disables TRDCNT clearing 101: Clears TRDCNT by GRC compare match/input capture* ¹ 110: Clears TRDCNT by GRD compare match/input capture* ¹ 111: Synchronization clear; Clears TRDCNT in synchronous with counter clearing of the other channel's timer* ²	R/W
4, 3	CKEG[1:0]	Clock edge 1 and 0	00: Count at rising edge 01: Count at falling edge 1X: Count at both edges	R/W

Bit	Symbol	Bit Name	Description	R/W
2 to 0	TPSC[2:0] * ³ * ⁴	Time prescaler 2 to 0	000: Internal clock: count by ϕ 001: Internal clock: count by $\phi/2$ 010: Internal clock: count by $\phi/4$ 011: Internal clock: count by $\phi/8$ 100: Internal clock: count by $\phi/32$ 101: External clock: count by FTIOA0 (TCLK) pin input 110: Internal clock: count by $\phi/40M$ 111: Reserved (setting prohibited)	R/W

[Legend]

X: Don't care

- Notes:
1. When GR functions as an output compare register, TRDCNT is cleared by compare match. When GR functions as input capture, TRDCNT is cleared by input capture.
 2. Synchronous operation is set by TRDMDR.
 3. If the internal $\phi/40$ clock is selected, the high-speed on-chip oscillator must be operating. As long as the internal $\phi/40$ clock is selected, do not stop the high-speed on-chip oscillator. When the counter clock is switched over, the counter should be halted.
 4. When the internal $\phi/40$ clock is selected, restrictions on access to registers are applied. For details, see (11) Restrictions on Access to Registers when Internal $\phi/40$ Clock is Selected as Counter Clock, in section 16.5, Usage Notes.

TRDCR selects a TRDCNT counter clock, an edge when an external clock is selected, and counter clearing sources. Timer RD has a total of two TRDCR registers, one for each channel.

16.2.12 Timer RD I/O Control Registers (TRDIORA and TRDIORC)

• TRDIORA

Address: H'FFFFC5, H'FFFFC6, H'FF0585, H'FF058C

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	IOB2	IOB[1:0]	—	IOA2	IOA[1:0]		
Value after reset:	1	0	0	0	1	0	0	0

• TRDIORC

Address: H'FFFFD6, H'FFFFD7, H'FF0586, H'FF058D

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	IOD3	IOD2	IOD[1:0]	—	IOC3	IOC2	IOC[1:0]	
Value after reset:	1	0	0	0	1	0	0	0

• TRDIORA

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is read as 1. The write value should be 1.	—
6	IOB2	I/O control B2	Selects the GRB function. 0: GRB functions as an output compare register 1: GRB functions as an input capture register	R/W
5, 4	IOB[1:0]	I/O control B1 and B0	When IOB2 = 0, 00: No output at compare match 01: 0 output to the FTIOB pin at GRB compare match 10: 1 output to the FTIOB pin at GRB compare match 11: Output toggles to the FTIOB pin at GRB compare match When IOB2 = 1, 00: Input capture to GRB at rising edge at the FTIOB pin 01: Input capture to GRB at falling edge at the FTIOB pin 1X: Input capture to GRB at rising and falling edges at the FTIOB pin	R/W

Bit	Symbol	Bit Name	Description	R/W
3	—	Reserved	This bit is read as 1. The write value should be 1.	—
2	IOA2	I/O control A2	Selects the GRA function. 0: GRA functions as an output compare register 1: GRA functions as an input capture register	R/W
1, 0	IOA[1:0]	I/O control A1 and A0	When IOA2 = 0, 00: No output at compare match 01: 0 output to the FTIOA pin at GRA compare match 10: 1 output to the FTIOA pin at GRA compare match 11: Output toggles to the FTIOA pin at GRA compare match When IOA2 = 1, 00: Input capture to GRA at rising edge at the FTIOA pin 01: Input capture to GRA at falling edge at the FTIOA pin 1X: Input capture to GRA at rising and falling edges at the FTIOA pin	R/W

[Legend]

X: Don't care.

- Notes:
- When a GR register functions as a buffer register for a paired GR register, the settings in the IOA2 and IOB2 bits in TRDIORA and the IOC2 and IOD2 bits in TRDIORC of both registers should be the same.
 - In PWM mode, PWM3 mode, complementary PWM mode, and reset synchronous PWM mode, the settings of TRDIORA are invalid.

TRDIORA selects whether GRA or GRB is used as an output compare register or an input capture register. When an output compare register is selected, the output setting is selected. When an input capture register is selected, an input edge of an input capture signal is selected. TRDIORA also selects the function of FTIOA or FTIOB pin.

- TRDIORC

Bit	Symbol	Bit Name	Description	R/W
7	IOD3	I/O control D3	Specifies GRD to be used as GR for the FTIOB or FTIOD pin. 0: GRD is used as GR for the FTIOB pin 1: GRD is used as GR for the FTIOD pin	R/W
6	IOD2	I/O control D2	Selects the GRD function. 0: GRD functions as an output compare register 1: GRD functions as an input capture register	R/W
5, 4	IOD[1:0]	I/O control D1 and D0	When IOD3 = 0, 00: No output at compare match 01: 0 output to the FTIOB pin at GRD compare match 10: 1 output to the FTIOB pin at GRD compare match 11: Output toggles to the FTIOB pin at GRD compare match When IOD3 = 1 and IOD2 = 0, 00: No output at compare match 01: 0 output to the FTIOD pin at GRD compare match 10: 1 output to the FTIOD pin at GRD compare match 11: Output toggles to the FTIOD pin at GRD compare match When IOD3 = 1 and IOD2 = 1, 00: Input capture to GRD at rising edge at the FTIOD pin 01: Input capture to GRD at falling edge at the FTIOD pin 1X: Input capture to GRD at rising and falling edges at the FTIOD pin	R/W
3	IOC3	I/O control C3	Specifies GRC to be used as GR for the FTIOA or FTIOC pin. 0: GRC is used as GR for the FTIOA pin 1: GRC is used as GR for the FTIOC pin	R/W

Bit	Symbol	Bit Name	Description	R/W
2	IOC2	I/O control C2	Selects the GRC function. 0: GRC functions as an output compare register 1: GRC functions as an input capture register	R/W
1, 0	IOC[1:0]	I/O control C1 and C0	When IOC3 = 0, 00: No output at compare match 01: 0 output to the FTIOA pin at GRC compare match 10: 1 output to the FTIOA pin at GRC compare match 11: Output toggles to the FTIOA pin at GRC compare match When IOC3 = 1 and IOC2 = 0, 00: No output at compare match 01: 0 output to the FTIOC pin at GRC compare match 10: 1 output to the FTIOC pin at GRC compare match 11: Output toggles to the FTIOC pin at GRC compare match When IOC3 = 1 and IOC2 = 1, 00: Input capture to GRC at rising edge at the FTIOC pin 01: Input capture to GRC at falling edge at the FTIOC pin 1X: Input capture to GRC at rising and falling edges at the FTIOC pin	R/W

[Legend]

X: Don't care.

- Notes:
1. When a GR register functions as a buffer register for a paired GR register, the settings in the IOA2 and IOB2 bits in TRDIORA and the IOC2 and IOD2 bits in TRDIORC of both registers should be the same.
 2. In PWM mode, PWM3 mode, complementary PWM mode, and reset synchronous PWM mode, the settings of TRDIORC are invalid.

TRDIORC selects whether GRC or GRD is used as an output compare register or an input capture register. When an output compare register is selected, the output setting is selected. When an input capture register is selected, an input edge of an input capture signal is selected. TRDIORC also selects the function of the FTIOA to FTIOD pins.

16.2.13 Timer RD Status Register (TRDSR)

Address: H'FFFFC7, H'FFFFCE, H'FF0587, H'FF058E

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	UDF	OVF	IMFD	IMFC	IMFB	IMFA

Value after reset: 1 1 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7, 6	—	Reserved	These bits are read as 1. The write value should be 1.	—
5	UDF*	Underflow flag	0: TRDCNT_1 has not underflowed. 1: TRDCNT_1 has underflowed. [Setting condition] <ul style="list-style-type: none"> When TRDCNT underflows [Clearing condition] <ul style="list-style-type: none"> When 0 is written to UDF after reading UDF = 1 	R/W
4	OVF	Overflow flag	0: TRDCNT has not overflowed. 1: TRDCNT has overflowed. [Setting condition] <ul style="list-style-type: none"> When TRDCNT value is underflowed [Clearing condition] <ul style="list-style-type: none"> When 0 is written to OVF after reading OVF = 1 	R/W
3	IMFD	Input capture/compare match flag D	[Setting conditions] <ul style="list-style-type: none"> When TRDCNT = GRD and GRD is functioning as output compare register When TRDCNT = GRD while the FTIOD pin operates in PWM mode When TRDCNT = GRD in PWM3 mode, reset synchronous PWM mode, or complementary PWM mode When TRDCNT value is transferred to GRD by input capture signal and GRD is functioning as input capture register [Clearing conditions] <ul style="list-style-type: none"> When the DTC is activated by an IMFD interrupt and the DISEL bit in MRB of the DTC is 0 When 0 is written to IMFD after reading IMFD = 1 	R/W

Bit	Symbol	Bit Name	Description	R/W
2	IMFC	Input capture/ compare match flag C	<p>[Setting conditions]</p> <ul style="list-style-type: none"> • When TRDCNT = GRC and GRC is functioning as output compare register • When TRDCNT = GRC while the FTIOC pin operates in PWM mode • When TRDCNT = GRC in PWM3 mode, reset synchronous PWM mode, or complementary PWM mode • When TRDCNT value is transferred to GRC by input capture signal and GRC is functioning as input capture register <p>[Clearing conditions]</p> <ul style="list-style-type: none"> • When the DTC is activated by an IMFC interrupt and the DISEL bit in MRB of the DTC is 0 • When 0 is written to IMFC after reading IMFC = 1 	R/W
1	IMFB	Input capture/ compare match flag B	<p>[Setting conditions]</p> <ul style="list-style-type: none"> • When TRDCNT = GRB and GRB is functioning as output compare register • When TRDCNT = GRB while the FTIOB pin operates in PWM mode • When TRDCNT = GRB in PWM mode, PWM3 mode, reset synchronous PWM mode, or complementary PWM mode (in reset synchronous PWM mode, however, while TRDCNT_0 = GRB_1 and TRDCNT_0 = GRB_0) • When TRDCNT value is transferred to GRB by input capture signal and GRB is functioning as input capture register <p>[Clearing conditions]</p> <ul style="list-style-type: none"> • When the DTC is activated by an IMFB interrupt and the DISEL bit in MRB of the DTC is 0 • When 0 is written to IMFB after reading IMFB = 1 	R/W

Bit	Symbol	Bit Name	Description	R/W
0	IMFA	Input capture/ compare match flag A	<p>[Setting conditions]</p> <ul style="list-style-type: none"> When TRDCNT = GRA and GRA is functioning as output compare register When TRDCNT = GRA in PWM mode, PWM3 mode, reset synchronous PWM mode, or complementary PWM mode (in reset synchronous PWM mode, however, while TRDCNT_0 = GRA_1 and TRDCNT_0 = GRA_0) When TRDCNT value is transferred to GRA by input capture signal and GRA is functioning as input capture register <p>[Clearing conditions]</p> <ul style="list-style-type: none"> When the DTC is activated by an IMFA interrupt and the DISEL bit in MRB of the DTC is 0 When 0 is written to IMFA after reading IMFA = 1 	R/W

Note: * Bit 5 is not the UDF flag in TRDSR_0. It is a reserved bit. It is always read as 1.

TRDSR is each interrupt request flag of the timer RD. If an interrupt is enabled by a corresponding bit in TRDIER, TRDSR requests an interrupt for the CPU. Timer RD has two TRDSR registers, one for each channel.

16.2.14 Timer RD Interrupt Enable Register (TRDIER)

Address: H'FFFFC8, H'FFFFCF, H'FF0588, H'FF058F

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	OVIE	IMIED	IMIEC	IMIEB	IMIEA
Value after reset:	1	1	1	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7 to 5	—	Reserved	These bits are read as 1. The write value should be 1.	—
4	OVIE	Overflow interrupt enable	0: Interrupt requests (OVI) by OVF or UDF flag are disabled. 1: Interrupt requests (OVI) by OVF or UDF flag are enabled.	R/W
3	IMIED	Input capture/compare match interrupt enable D	0: Interrupt requests (IMID) by IMFD flag are disabled. 1: Interrupt requests (IMID) by IMFD flag are enabled.	R/W
2	IMIEC	Input capture/compare match interrupt enable C	0: Interrupt requests (IMIC) by IMFC flag are disabled. 1: Interrupt requests (IMIC) by IMFC flag are enabled.	R/W
1	IMIEB	Input capture/compare match interrupt enable B	0: Interrupt requests (IMIB) by IMFB flag are disabled. 1: Interrupt requests (IMIB) by IMFB flag are enabled.	R/W
0	IMIEA	Input capture/compare match interrupt enable A	0: Interrupt requests (IMIA) by IMFA flag are disabled. 1: Interrupt requests (IMIA) by IMFA flag are enabled.	R/W

Timer RD has two TRDIER registers, one for each channel.

16.2.15 PWM Mode Output Level Control Register (POCR)

Address: H'FFFFC9, H'FFFFD0, H'FF0589, H'FF0590

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	POLD	POLC	POLB

Value after reset: 1 1 1 1 1 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 3	—	Reserved	These bits are read as 1. The write value should be 1.	—
2	POLD	PWM mode output level control D	0: The output level of FTIOD is active low. 1: The output level of FTIOD is active high.	R/W
1	POLC	PWM mode output level control C	0: The output level of FTIOC is active low. 1: The output level of FTIOC is active high.	R/W
0	POLB	PWM mode output level control B	0: The output level of FTIOB is active low. 1: The output level of FTIOB is active high.	R/W

Timer RD has two POCR registers, one for each channel.

16.2.16 Timer RD Digital Filtering Function Select Register (TRDDF)

Address: H'FFFFCA, H'FFFFD1, H'FF058A, H'FF0591

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	DFCK[1:0]		—	—	DFD	DFC	DFB	DFA
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7, 6	DFCK[1:0]	Digital filter clock select	00: $\phi/32$ 01: $\phi/8$ 10: ϕ 11: Clock specified by bits TPSC2 to TPSC0 in TRDCR	R/W
5, 4	—	Reserved	These bits are read as 0. The write value should be 0.	—
3	DFD	Digital filter function D	0: Disables the digital filter for the FTIOD pin 1: Enables the digital filter for the FTIOD pin	R/W
2	DFC	Digital filter function C	0: Disables the digital filter for the FTIOC pin 1: Enables the digital filter for the FTIOC pin	R/W
1	DFB	Digital filter function B	0: Disables the digital filter for the FTIOB pin 1: Enables the digital filter for the FTIOB pin	R/W
0	DFA	Digital filter function A	0: Disables the digital filter for the FTIOA pin 1: Enables the digital filter for the FTIOA pin	R/W

Note: The setting in this register is valid on the corresponding pin when the FTIOA to FTIOD inputs are enabled by TRDIORA and TRDIORC.

Timer RD has two TRDDF registers, one for each channel.

16.2.17 Interface with CPU

(1) 16-Bit Register

TRDCNT and GR are 16-bit registers. Reading/writing in a 16-bit unit is enabled but disabled in an 8-bit unit since the data bus with the CPU is 16-bit width. These registers must always be accessed in a 16-bit unit. Figure 16.5 shows an example of accessing the 16-bit registers.




Figure 16.5 Accessing Operation of 16-Bit Register (between CPU and TRDCNT (16 bits))

(2) 8-Bit Register

Registers other than TRDCNT and GR are 8-bit registers that are connected internally with the CPU in an 8-bit width. Figure 16.6 shows an example of accessing the 8-bit registers.




Figure 16.6 Accessing Operation of 8-Bit Register (between CPU and TRDSTR (8 bits))

16.3 Operation

Timer RD has the following operating modes.

- **Timer mode operation**
Enables output compare and input capture functions by setting the IOA2 to IOA0 and IOB2 to IOB0 bits in TRDIORA and the IOC3 to IOC0 and IOD3 to IOD0 bits in TRDIORC
- **PWM mode operation**
Enables PWM mode operation by setting TRDPMR
- **PWM3 mode operation**
Enables PWM3 mode operation by setting the PWM3 bit in TRDFCR
- **Reset synchronous PWM mode operation**
Enables reset synchronous PWM mode operation by setting the CMD1 and CMD0 bits in TRDFCR
- **Complementary PWM mode operation**
Enables complementary PWM mode operation by setting the CMD1 and CMD0 bits in TRDFCR

The following tables show the operating modes of the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pins set by the appropriate bits in the registers mentioned above. Set 1 to the PMR bits corresponding to the pins allocated by the PMC.

- FTIOA0 pin

Register Name		TRDOER1		TRDFCR		TRDIORA	
Bit Name	EA0	STCLK	CMD1, CMD0	PWM3	IOA2 to IOA0	Function	
Setting values	0	0	00	0	XXX	PWM3 mode waveform output	
	0	0	00	1	001, 01X	Timer mode waveform output (output compare function)	
	X	0	00	1	1XX	Timer mode (input capture function)	
	X	0	00	1	000	General input port (when the corresponding pin PCR = 0)	
	X	1	XX	X	0XX	External clock input	
			Other than above			Setting prohibited	

- FTIOB0 pin

Register Name	TRDOER1	TRDFCR	TRDPMR	TRDIORA		
Bit Name	EB0	CMD1, CMD0	PWM3	PWMB0	IOB2 to IOB0	Function
Setting values	0	10, 11	X	X	XXX	Complementary PWM mode waveform output
	0	01	X	X	XXX	Reset synchronous PWM mode waveform output
	0	00	0	X	XXX	PWM3 mode waveform output
	0	00	1	1	XXX	PWM mode waveform output
	0	00	1	0	001, 01X	Timer mode waveform output (output compare function)
	X	00	1	0	1XX	Timer mode (input capture function)
	X	00	1	0	000	General input port (when the corresponding pin PCR = 0)
Other than above						Setting prohibited

- FTIOC0 pin

Register Name		TRDOER1	TRDFCR		TRDPMR	TRDIORC	
Bit Name	EC0	CMD1, CMD0	PWM3	PWMC0	IOC2 to IOC0	Function	
Setting values	0	10, 11	X	X	XXX	Complementary PWM mode waveform output	
	0	01	X	X	XXX	Reset synchronous PWM mode waveform output	
	0	00	1	1	XXX	PWM mode waveform out	
	0	00	1	0	001, 01X	Timer mode waveform output (output compare function)	
	X	00	1	0	1XX	Timer mode (input capture function)	
	X	00	1	0	000	General input port (when the corresponding pin PCR = 0)	
	Other than above						Setting prohibited

- FTIOD0 pin

Register Name	TRDOER1	TRDFCR	TRDPMR	TRDIORC		
Bit Name	ED0	CMD1, CMD0	PWM3	PWMD0	IOD2 to IOD0	Function
Setting values	0	10, 11	X	X	XXX	Complementary PWM mode waveform output
	0	01	X	X	XXX	Reset synchronous PWM mode waveform output
	0	00	1	1	XXX	PWM mode waveform out
	0	00	1	0	001, 01X	Timer mode waveform output (output compare function)
	X	00	1	0	1XX	Timer mode (input capture function)
	X	00	1	0	000	General input port (when the corresponding pin PCR = 0)
Other than above						Setting prohibited

- FTIOA1 pin

Register					
Name	TRDOER1	TRDFCR		TRDIORA	
Bit Name	EA1	CMD1, CMD0	PWM3	IOA2 to IOA0	Function
Setting values	0	10, 11	X	XXX	Complementary PWM mode waveform output
	0	01	X	XXX	Reset synchronous PWM mode waveform output
	0	00	1	001, 01X	Timer mode waveform output (output compare function)
	X	00	1	1XX	Timer mode (input capture function)
	X	00	1	000	General input port (when the corresponding pin PCR = 0)
			Other than above		

- FTIOB1 pin

Register Name	TRDOER1	TRDFCR	TRDPMR	TRDIORA		
Bit Name	EB1	CMD1, CMD0	PWM3	PWMB1	IOB2 to IOB0	Function
Setting values	0	10, 11	X	X	XXX	Complementary PWM mode waveform output
	0	01	X	X	XXX	Reset synchronous PWM mode waveform output
	0	00	1	1	XXX	PWM mode waveform out
	0	00	1	0	001, 01X	Timer mode waveform output (output compare function)
	X	00	1	0	1XX	Timer mode (input capture function)
	X	00	1	0	000	General input port (when the corresponding pin PCR = 0)
						Other than above

- FTIOC1 pin

Register Name	TRDOER1	TRDFCR		TRDPMR	TRDIORC	
Bit Name	EC1	CMD1, CMD0	PWM3	PWMC1	IOC2 to IOC0	Function
Setting values	0	10, 11	X	X	XXX	Complementary PWM mode waveform output
	0	01	X	X	XXX	Reset synchronous PWM mode waveform output
	0	00	1	1	XXX	PWM mode waveform out
	0	00	1	0	001, 01X	Timer mode waveform output (output compare function)
	X	00	1	0	1XX	Timer mode (input capture function)
	X	00	1	0	000	General input port (when the corresponding pin PCR = 0)
	Other than above					

- FTIOD1 pin

Register Name	TRDOER1	TRDFCR	TRDPMR	TRDIORC		
Bit Name	ED1	CMD1, CMD0	PWM3	PWMD1	IOD2 to IOD0	Function
Setting values	0	10, 11	X	X	XXX	Complementary PWM mode waveform output
	0	01	X	X	XXX	Reset synchronous PWM mode waveform output
	0	00	1	1	XXX	PWM mode waveform out
	0	00	1	0	001, 01X	Timer mode waveform output (output compare function)
	X	00	1	0	1XX	Timer mode (input capture function)
	X	00	1	0	000	General input port (when the corresponding pin PCR = 0)
						Other than above

16.3.1 Counter Operation

When one of bits STR0 and STR1 in TRDSTR is set to 1, the TRDCNT counter for the corresponding channel begins counting. TRDCNT can operate as a free-running counter, periodic counter, for example. Figure 16.7 shows an example of the counter operation setting procedure.




Figure 16.7 Example of Counter Operation Setting Procedure

(1) Free-Running Count Operation and Periodic Count Operation

Immediately after a reset, the TRDCNT counters for channels 0 and 1 are all designated as free-running counters. When the relevant bit in TRDSTR is set to 1, the corresponding TRDCNT counter starts an increment operation as a free-running counter. When TRDCNT overflows, the OVF flag in TRDSR is set to 1. If the value of the OVIE bit in the corresponding TRDIER is 1 at this point, timer RD requests an interrupt. After overflow, TRDCNT starts an increment operation again from H'0000.

Figure 16.8 illustrates free-running counter operation.




Figure 16.8 Free-Running Counter Operation

When compare match is selected as the TRDCNT clearing source, the TRDCNT counter for the relevant channel performs periodic count operation. The GR registers for setting the period are designated as output compare registers, and counter clearing by compare match is selected by means of bits CCLR1 and CCLR0 in TRDCR. After the settings have been made, TRDCNT starts an increment operation as a periodic counter when the corresponding bit in TRDSTR is set to 1. When the count value matches the value in GR, the IMFA, IMFB, IMFC, or IMFD flag in TRDSR is set to 1 and TRDCNT is cleared to H'0000. If the value of the corresponding IMIEA, IMIEB, IMIEC, or IMIED bit in TRDIER is 1 at this point, timer RD requests an interrupt. After a compare match, TRDCNT starts an increment operation again from H'0000.

Figure 16.9 illustrates periodic counter operation.




Figure 16.9 Periodic Counter Operation

(2) TRDCNT Count Timing

- Internal clock operation

A system clock (ϕ), four types of clocks ($\phi/2$, $\phi/4$, $\phi/8$, or $\phi/32$) that are generated by dividing the system clock, or on-chip oscillator clock (ϕ_{40M}) can be selected by bits TPSC2 to TPSC0 in TRDCR.

Figure 16.10 illustrates this timing.




Figure 16.10 Count Timing in Internal Clock Operation

- External clock operation

An external clock input pin (TCLK) can be selected by bits TPSC2 to TPSC0 in TRDCR, and a detection edge can be selected by bits CKEG1 and CKEG0. To detect an external clock, the rising edge, falling edge, or both edges can be selected.

Figure 16.11 illustrates the detection timing of the rising and falling edges.




Figure 16.11 Count Timing in External Clock Operation (Both Edges Detected)

16.3.2 Waveform Output by Compare Match

Timer RD can perform 0, 1, or toggle output from the corresponding FTIOA, FTIOB, FTIOC, or FTIOD output pin using compare match A, B, C, or D.

Figure 16.12 shows an example of the setting procedure for waveform output by compare match.




Figure 16.12 Example of Setting Procedure for Waveform Output by Compare Match

(1) Examples of Waveform Output Operation

Figure 16.13 shows an example of 0 output/1 output.

In this example, TRDCNT has been designated as a free-running counter, and settings have been made such that 0 is output by compare match A, and 1 is output by compare match B. When the set level and the pin level coincide, the pin level does not change.




Figure 16.13 Example of 0 Output/1 Output Operation

Figure 16.14 shows an example of toggle output.

In this example, TRDCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B.




Figure 16.14 Example of Toggle Output Operation

(2) Output Compare Timing

The compare match signal is generated in the last state in which TRDCNT and GR match (when TRDCNT changes from the matching value to the next value). When the compare match signal is generated, the output value selected in TRDIOR is output at the compare match output pin (FTIOA, FTIOB, FTIOC, or FTIOD). When TRDCNT matches GR, the compare match signal is generated only after the next TRDCNT input clock pulse is input.

Figure 16.15 shows an example of the output compare timing.




Figure 16.15 Output Compare Timing

16.3.3 Input Capture Function

The TRDCNT value can be transferred to GR on detection of the input edge of the input capture/output compare pin (FTIOA, FTIOB, FTIOC, or FTIOD). Rising edge, falling edge, or both edges can be selected as the detected edge. When the input capture function is used, the pulse width or period can be measured.

Figure 16.16 shows an example of the input capture operation setting procedure.




Figure 16.16 Example of Input Capture Operation Setting Procedure

(1) Example of Input Capture Operation

Figure 16.17 shows an example of input capture operation.

In this example, both rising and falling edges have been selected as the FTIOA pin input capture input edge, the falling edge has been selected as the FTIOB pin input capture input edge, and counter clearing by GRB input capture has been designated for TRDCNT.




Figure 16.17 Example of Input Capture Operation

(2) Input Capture Signal Timing

Input capture on the rising edge, falling edge, or both edges can be selected through settings in TRDIOR. Figure 16.18 shows the timing when the rising edge is selected.




Figure 16.18 Input Capture Signal Timing

16.3.4 Synchronous Operation

In synchronous operation, the values in a number of TRDCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TRDCNT counters can be cleared simultaneously by making the appropriate setting in TRDCR (synchronous clearing). Synchronous operation enables GR to be increased with respect to a single time base.

Figure 16.19 shows an example of the synchronous operation setting procedure.




Figure 16.19 Example of Synchronous Operation Setting Procedure

Figure 16.20 shows an example of synchronous operation. In this example, synchronous operation has been selected, FTIOB0 and FTIOB1 have been designated for PWM mode, GRA_0 compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 counter clearing source. The same input clock has been set for the channel 0 and channel 1 counter input clocks. Two-phase PWM waveforms are output from pins FTIOB0 and FTIOB1. At this time, synchronous presetting and synchronous operation by GRA_0 compare match are performed by TRDCNT counters.

For details on PWM mode, see section 16.3.5, PWM Mode.




Figure 16.20 Example of Synchronous Operation

16.3.5 PWM Mode

In PWM mode, PWM waveforms are output from the FTIOB, FTIOC, and FTIOD output pins with GRA as a cycle register and GRB, GRC, and GRD as duty registers. The initial output level of the corresponding pin depends on the setting values of TRDOCR and POCR. Table 16.4 shows an example of the initial output level of the FTIOB0 pin.

The output level is determined by the POLB to POLD bits corresponding to POCR. When POLB is 0, the FTIOB output pin is set to 0 by compare match B and set to 1 by compare match A. When POLB is 1, the FTIOB output pin is set to 1 by compare match B and cleared to 0 by compare match A. In PWM mode, maximum 6-phase PWM outputs are possible.

Figure 16.21 shows an example of the PWM mode setting procedure.

Table 16.4 Initial Output Level of FTIOB0 Pin

TOB0	POLB	Initial Output Level
0	0	1
0	1	0
1	0	0
1	1	1




Figure 16.21 Example of PWM Mode Setting Procedure

Figure 16.22 shows an example of operation in PWM mode. The output signals go to 1 and TRDCNT is reset at compare match A, and the output signals go to 0 at compare match B, C, and D (TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 0).




Figure 16.22 Example of PWM Mode Operation (1)

Figure 16.23 shows another example of operation in PWM mode. The output signals go to 0 and TRDCNT is reset at compare match A, and the output signals go to 1 at compare match B, C, and D (TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 1).




Figure 16.23 Example of PWM Mode Operation (2)

Figures 16.24 (when TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 0) and 16.25 (when TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 1) show examples of the output of PWM waveforms with duty cycles of 0% and 100% in PWM mode.




Figure 16.24 Example of PWM Mode Operation (3)




Figure 16.25 Example of PWM Mode Operation (4)

16.3.6 Reset Synchronous PWM Mode

Three normal- and counter-phase PWM waveforms are output by combining channels 0 and 1 that one of changing points of waveforms will be common.

In reset synchronous PWM mode, the FTIOB0 to FTIOD0 and FTIOA1 to FTIOD1 pins become PWM-output pins automatically. TRDCNT_0 performs an increment operation. Tables 16.5 and 16.6 show the PWM-output pins used and the register settings, respectively.

Figure 16.26 shows the example of reset synchronous PWM mode setting procedure.

Table 16.5 Output Pins in Reset Synchronous PWM Mode

Channel	Pin Name	Input/Output	Pin Function
0	FTIOC0	Output	Toggle output in synchronous with PWM cycle
0	FTIOB0	Output	PWM output 1
0	FTIOD0	Output	PWM output 1 (counter-phase waveform of PWM output 1)
1	FTIOA1	Output	PWM output 2
1	FTIOC1	Output	PWM output 2 (counter-phase waveform of PWM output 2)
1	FTIOB1	Output	PWM output 3
1	FTIOD1	Output	PWM output 3 (counter-phase waveform of PWM output 3)

Table 16.6 Register Settings in Reset Synchronous PWM Mode

Register	Description
TRDCNT_0	Initial setting of H'0000
TRDCNT_1	Not used (independently operates)
GRA_0	Sets counter cycle of TRDCNT_0
GRB_0	Set a changing point of the PWM waveform output from pins FTIOB0 and FTIOD0.
GRA_1	Set a changing point of the PWM waveform output from pins FTIOA1 and FTIOC1.
GRB_1	Set a changing point of the PWM waveform output from pins FTIOB1 and FTIOD1.




Figure 16.26 Example of Reset Synchronous PWM Mode Setting Procedure

Figures 16.27 and 16.28 show examples of operation in reset synchronous PWM mode.




Figure 16.27 Example of Reset Synchronous PWM Mode Operation (OLS0 = OLS1 = 1)




Figure 16.28 Example of Reset Synchronous PWM Mode Operation (OLS0 = OLS1 = 0)

In reset synchronous PWM mode, TRDCNT_0 and TRDCNT_1 perform increment and independent operations, respectively. However, GRA_1 and GRB_1 are separated from TRDCNT_1. When a compare match occurs between TRDCNT_0 and GRA_0, a counter is cleared and an increment operation is restarted from H'0000.

The PWM pin outputs 0 or 1 whenever a compare match between GRB_0, GRA_1, GRB_1 and TRDCNT_0 or counter clearing occur.

For details on operations when reset synchronous PWM mode and buffer operation are simultaneously set, see section 16.3.9, Buffer Operation.

16.3.7 Complementary PWM Mode

Three PWM waveforms for non-overlapped normal and counter phases are output by combining channels 0 and 1.

In complementary PWM mode, the FTIOB0 to FTIOD0 and FTIOA1 to FTIOD1 pins become PWM-output pins automatically. TRDCNT_0 and TRDCNT_1 perform an increment or decrement operation. Tables 16.7 and 16.8 show the output pins and register settings in complementary PWM mode, respectively.

Figure 16.29 shows the example of complementary PWM mode setting procedure.

Table 16.7 Output Pins in Complementary PWM Mode

Channel	Pin Name	Input/Output	Pin Function
0	FTIOC0	Output	Toggle output in synchronous with PWM cycle
0	FTIOB0	Output	PWM output 1
0	FTIOD0	Output	PWM output 1 (counter-phase waveform non-overlapped with PWM output 1)
1	FTIOA1	Output	PWM output 2
1	FTIOC1	Output	PWM output 2 (counter-phase waveform non-overlapped with PWM output 2)
1	FTIOB1	Output	PWM output 3
1	FTIOD1	Output	PWM output 3 (counter-phase waveform non-overlapped with PWM output 3)

Table 16.8 Register Settings in Complementary PWM Mode

Register	Description
TRDCNT_0	Initial setting of non-overlapped periods (non-overlapped periods are differences with TRDCNT_1)
TRDCNT_1	Initial setting of H'0000
GRA_0	Sets (upper limit value – 1) of TRDCNT_0
GRB_0	Set a changing point of the PWM waveform output from pins FTIOB0 and FTIOD0.
GRA_1	Set a changing point of the PWM waveform output from pins FTIOA1 and FTIOC1.
GRB_1	Set a changing point of the PWM waveform output from pins FTIOB1 and FTIOD1.




Figure 16.29 Example of Complementary PWM Mode Setting Procedure

(1) Canceling Procedure of Complementary PWM Mode

Figure 16.30 shows the complementary PWM mode canceling procedure.




Figure 16.30 Canceling Procedure of Complementary PWM Mode

(2) Examples of Complementary PWM Mode Operation

Figure 16.31 shows an example of complementary PWM mode operation. In complementary PWM mode, TRDCNT_0 and TRDCNT_1 perform an increment or decrement operation. When TRDCNT_0 and GRA_0 are compared and their contents match, the counter is decremented. And when TRDCNT_1 underflows, the counter is incremented. In GRA_0, GRA_1, and GRB_1, compare match is carried out in the order of TRDCNT_0 → TRDCNT_1 → TRDCNT_1 → TRDCNT_0 and PWM waveform is output, during one cycle of an up/down counter. In this mode, the initial setting will be TRDCNT_0 > TRDCNT_1.




Figure 16.31 Example of Complementary PWM Mode Operation (1)

Figure 16.32 shows an example of PWM waveform output with 0% duty and 100% duty in complementary PWM mode (for one phase).

In this figure, GRB_0 is set to a value equal to or greater than GRA_0 and H'0000. The waveform with a duty cycle of 0% and 100% can be output. When buffer operation is used together, the duty cycles can easily be changed, including the above settings, during operation. For details on buffer operation, see section 16.3.9, Buffer Operation.




Figure 16.32 Example of Complementary PWM Mode Operation (2)

In complementary PWM mode, when the counter switches from up-counter to down-counter or vice versa, TRDCNT_0 and TRDCNT_1 overshoots or undershoots, respectively. In this case, the conditions to set the IMFA flag in channel 0 and the UDF flag in channel 1 differ from usual settings. Also, the transfer conditions in buffer operation differ from usual settings. Such timings are shown in figures 16.33 and 16.34.




Figure 16.33 Timing of Overshooting




Figure 16.34 Timing of Undershooting

When the counter is incremented or decremented, the IMFA flag of channel 0 is set to 1, and when the register is underflowed, the UDF flag of channel 0 is set to 1. After buffer operation has been designated for GR, the value in the buffer registers is transferred to GR when the counter is incremented by compare match A0 or when TRDCNT_1 is underflowed. In complementary PWM mode, the OVF flag is not set to 1 at the timing that the counter value changes from H'FFFF to H'0000 as shown in figure 16.34.

(3) Setting GR Value in Complementary PWM Mode

To set the general register (GR) or modify GR during operation in complementary PWM mode, see the following notes.

1. Initial value

- H'0000 to $T - 1$ (T: Initial value of TRDCNT_0) must not be set for the initial value.
- $GRA_0 - (T - 1)$ or more must not be set for the initial value.
- When using buffer operation, the same values must be set in the buffer registers and corresponding general registers.

2. Modifying the setting value

- Use the buffer operation to change the GR value. If the GR value is changed by writing to it directly, the intended waveform may not be output.
- Do not change settings of GRA_0 during operation.

16.3.8 PWM3 Mode Operation

In PWM3 mode, single-phase PWM waveforms can be output using TRDCNT_0. The waveform does not overlap its counter-phase waveform.

When the PWM3 mode is selected, the FTIOA0 and FTIOB0 pins are automatically set to output pins for the PWM function using TRDCNT_0 regardless of the TRDPMR value. The waveform is output on a GRA_0, GRA_1, GRB_0, or GRB_1 compare match according to bits TOA0 and TOB0 in TRDOCR regardless of the TRDIORA and TRDIORC settings.

- When TOA0 = 0, 1 is output on a compare match of GRA_1 and 0 is output on a compare match of GRA_0 on the FTIOA0 pin.
- When TOA0 = 1, 0 is output on a compare match of GRA_1 and 1 is output on a compare match of GRA_0 on the FTIOA0 pin.
- When TOB0 = 0, 1 is output on a compare match of GRB_1 and 0 is output on a compare match of GRB_0 on the FTIOB0 pin.
- When TOB0 = 1, 0 is output on a compare match of GRB_1 and 1 is output on a compare match of GRB_0 on the FTIOB0 pin.

Table 16.9 lists the correspondence between pin functions and GR registers, figure 16.35 shows a block diagram in PWM3 mode, and figure 16.36 shows a flowchart of setting in PWM3 mode.

When the buffer operation is used, set TRDMDR. The timer input/output pins, which are not used in PWM3 mode, can be used as general port pins. When the buffer operation is not set, since GRC or GRD is not used, a compare match interrupt can be generated when GRC or GRD matches with TRDCNT_1.

Table 16.9 Pin Configuration in PWM3 Mode and GR Registers

Channel	Pin Name	Input/Output	Compare Match Register	Buffer Register
0	FTIOA0	Output	GRA_0	GRC_0
			GRA_1	GRC_1
	FTIOB0		GRB_0	GRD_0
			GRB_1	GRD_1
	FTIOC0	I/O	General I/O port	General I/O port
	FTIOD0			
1	FTIOA1			
	FTIOB1			
	FTIOC1			
	FTIOD1			




Figure 16.35 Block Diagram in PWM3 Mode




Figure 16.36 Flowchart of Setting in PWM3 Mode

Figure 16.37 is an example when non-overlapped pulses are output on pins FTIOA0 and FTIOB0. In this example, TRDCNT_0 functions as a periodic counter which is cleared on compare match A0 (bits CCLR2 to CCLR0 in TRDCR_0 are set to B'001), and PWM3 mode is selected (bit PWM3 in TRDFCR is cleared to 0). The cycle of the pulse is arbitrary.




Figure 16.37 Example of Non-Overlap Pulses

Figures 16.38 and 16.39 show examples of stopping operation of the counter in PWM3 mode, when the CCLR2 to CCLR0 bits in TRDCR are set to clear TRDCNT_0 on GRA_0 compare match. For details on PWM3 mode, see section 16.3.8, PWM3 Mode Operation.




Figure 16.38 Example (1) of Stopping Operation of the Counter (in PWM3 Mode)




Figure 16.39 Example (2) of Stopping Operation of the Counter (in PWM3 Mode)

Figure 16.40 shows an example of starting and stopping operations of counters in PWM3 mode, when TRDCNT_0 is set to be cleared and stopped on GRA_0 compare match (CCLR2 to CCLR0 = 001, CSTPN0 = 0) and TRDCNT_1 is used as a free-running counter. When TRDCNT_1 starts counting by setting the STR1 bit to 1 after TRDCNT_0 has started counting by setting the STR0 bit to 1, set 0 in the STR0 bit and 1 in the STR1 bit by using a MOV instruction. If the bit manipulation instruction is used to set 1 in the STR1 bit, there is a possibility that the STR0 bit is set to 1 after the counting has stopped on GRA_0 compare match, and that TRDCNT_0 starts counting again.




Figure 16.40 Example of Starting and Stopping Operations of Counters (in PWM3 Mode)

16.3.9 Buffer Operation

Buffer operation differs depending on whether GR has been designated for an input capture register or an output compare register, or in reset synchronous PWM mode or complementary PWM mode.

Table 16.10 shows the register combinations used in buffer operation.

Table 16.10 Register Combinations in Buffer Operation

General Register (GR)	Buffer Register
GRA	GRC
GRB	GRD

(1) When GR is an Output Compare Register

When a compare match occurs, the value in the buffer register of the corresponding channel is transferred to the general register.

This operation is illustrated in figure 16.41.




Figure 16.41 Compare Match Buffer Operation

(2) When GR is an Input Capture Register

When an input capture occurs, the value in TRDCNT is transferred to GR and the value previously stored in the general register is transferred to the buffer register.

This operation is illustrated in figure 16.42.




Figure 16.42 Input Capture Buffer Operation

(3) PWM3 Mode

When compare match A0 occurs, the value of the buffer register is transferred to GR.

(4) Complementary PWM Mode

When the counter switches from counting up to counting down or vice versa, the value of the buffer register is transferred to GR. Here, the value of the buffer register is transferred to GR in the following timing:

- When TRDCNT_0 and GRA_0 are compared and their contents match
- When TRDCNT_1 underflows

(5) Reset Synchronous PWM Mode

When compare match A0 occurs, the value in the buffer register is transferred to GR.

(6) Example of Buffer Operation Setting Procedure

Figure 16.43 shows an example of the buffer operation setting procedure.




Figure 16.43 Example of Buffer Operation Setting Procedure

(7) Examples of Buffer Operation

Figure 16.44 shows an operation example in which GRA has been designated as an output compare register, and buffer operation has been designated for GRA and GRC.

This is an example of TRDCNT operating as a periodic counter cleared by compare match B.

Pins FTIOA and FTIOB are set for toggle output by compare match A and B.

As buffer operation has been set, when compare match A occurs, the FTIOA pin performs toggle outputs and the value in buffer register is simultaneously transferred to the general register. This operation is repeated each time that compare match A occurs.

The timing to transfer data is shown in figure 16.45.




Figure 16.44 Example of Buffer Operation (1)
(Buffer Operation for Output Compare Register)





Figure 16.45 Example of Compare Match Timing for Buffer Operation

Figure 16.46 shows an operation example in which GRA has been designated as an input capture register, and buffer operation has been designated for GRA and GRC.

Counter clearing by input capture B has been set for TRDCNT, and falling edges have been selected as the FTIOB pin input capture input edge. And both rising and falling edges have been selected as the FTIOA pin input capture input edge.

As buffer operation has been set, when the TRDCNT value is stored in GRA upon the occurrence of input capture A, the value previously stored in GRA is simultaneously transferred to GRC. The transfer timing is shown in figure 16.47.



**Figure 16.46 Example of Buffer Operation (2)
(Buffer Operation for Input Capture Register)**




Figure 16.47 Input Capture Timing of Buffer Operation

Figures 16.48 and 16.49 show the operation examples when buffer operation has been designated for GRB_0 and GRD_0 in complementary PWM mode. These are examples when a PWM waveform of 0% duty is created by using the buffer operation and performing $GRD_0 \geq GRA_0$. Data is transferred from GRD_0 to GRB_0 according to the settings of CMD0 and CMD1 when TRDCNT_0 and GRA_0 are compared and their contents match or when TRDCNT_1 underflows. However, when $GRD_0 \geq GRA_0$, data is transferred from GRD_0 to GRB_0 when TRDCNT_1 underflows regardless of the setting of CMD0 and CMD1. When $GRD_0 = H'0000$, data is transferred from GRD_0 to GRB_0 when TRDCNT_0 and GRA_0 are compared and their contents match regardless of the settings of CMD0 and CMD1.




Figure 16.48 Buffer Operation (3)
(Buffer Operation in Complementary PWM Mode CMD1 = CMD0 = 1)




Figure 16.49 Buffer Operation (4)
(Buffer Operation in Complementary PWM Mode CMD1 = 1, CMD0 = 0)

16.3.10 Timer RD Output Timing

The outputs of channels 0 and 1 can be disabled or inverted by the settings of TRDOER1 and TRDOCR and the external level.

(1) Output Disable/Enable Timing of Timer RD by TRDOER1

Setting the master enable bit in TRDOER1 to 1 disables the output of timer RD. By setting the PCR and PDR of the corresponding I/O port beforehand, any value can be output. Figure 16.50 shows the timing to enable or disable the output of timer RD by TRDOER1.




Figure 16.50 Example of Output Disable Timing of Timer RD by Writing to TRDOER1

(2) Output Disable Timing of Timer RD by External Trigger

When PH5/ $\overline{\text{TRDOI}}_0$ (or PH6/ $\overline{\text{TRDOI}}_1$) is set as a $\overline{\text{TRDOI}}$ input pin, and low level is input to $\overline{\text{TRDOI}}$, the master enable bit in TRDOER1 is set to 1 and the output of timer RD will be disabled.




Figure 16.51 Example of Output Disable Timing of Timer RD by External Trigger

(3) Output Inverse Timing by TRDFCR

The output level can be inverted by inverting the OLS1 and OLS0 bits in TRDFCR in reset synchronous PWM mode or complementary PWM mode. Figure 16.52 shows the timing.




Figure 16.52 Example of Output Inverse Timing of Timer RD by Writing to TRDFCR

(4) Output Inverse Timing by POCR

The output level can be inverted by inverting the POLD, POLC, and POLB bits in POCR in PWM mode. Figure 16.53 shows the timing.





Figure 16.53 Example of Output Inverse Timing of Timer RD by Writing to POCR

16.3.11 Digital Filtering Function for Input Capture Inputs

Input signals on the FTIOA to FTIOD pins can be input via the digital filters. The digital filter includes three latches connected in series and a match detector circuit. The latches operate on the sampling clock specified by bits DFCK1 and DFCK0 in TRDDF and stores an input signal on the FTIOA to FTIOD pins. When outputs of the three latches match, the match detector circuit outputs the signal level of the input. Otherwise, the output remains unchanged. That is, when a pulse width is equal to or greater than three sampling clock cycles, the pulse is input as a signal. When a pulse width is less than three sampling clock cycles, the pulse is considered as a noise to be removed.



16.3.12 Function of Changing Output Pins for GR

With the settings of bits IOC3 and IOD3 in TRDIORC, pins for outputs of compare match signals for GRC and GRD can be changed from the FTIOC and FTIOD pins to the FTIOA and FTIOB pins. This means that the compare match A signal ORed with the compare match C signal can be output on the FTIOA pin. The compare match B ORed with the compare match D signal can be output on the FTIOB pin. Figure 16.55 is a block diagram of this function. The setting for channel 0 is independent of that for channel 1.




Figure 16.55 Block Diagram of Output Pins for GR

Figure 16.56 is an example when non-overlapped pulses are output on pins FTIOA0 and FTIOB0. In this example, TRDCNT_0 functions as a periodic counter which is cleared on compare match A0 (bits CCLR2 to CCLR0 in TRDCR_0 are set to B'001), an output signal is toggled on compare match A (bits IOA2 to IOA0 in TRDIORA_1 are set to B'011), the output signal on the FTIOA pin is toggled on compare match C (GRC_0) (bits IOC3 to IOC0 in TRDIORC_1 are set to B'0X11), an output signal is toggled on compare match B (GRB_0) (bits IOB2 to IOB0 in TRDIORA_1 are set to B'011), and the output signal on the FTIOB pin is toggled on compare match D (GRD_0) (bits IOD3 to IOD0 in TRDIORC_1 are set to B'0X11). The cycle of the pulse is arbitrary.

Similarly, figure 16.57 is an example when non-overlapped pulses are output using TRDCNT_1.




Figure 16.56 Example of Non-Overlapped Pulses Output on Pins FTIOA0 and FTIOB0 (TRDCNT_0 Used)




Figure 16.57 Example of Non-Overlapped Pulses Output on Pins FTIOA1 and FTIOB1 (TRDCNT_1 Used)

16.3.13 A/D Conversion Start Trigger Setting Function

Timer RD can generate the A/D conversion start trigger signal by setting the timer RD A/D conversion start trigger control register (TRDADCR) or bits ADEG and ADTRG in the timer RD function control register (TRDFCR).

Figures 16.58 and 16.59 show examples of the A/D conversion trigger signal generation in complementary PWM mode.




Figure 16.58 Example of A/D Conversion Trigger Signal Generation in Complementary PWM Mode
(Trigger Asserted When TRDCNT_0 Matches GRA_0: ADEG = 0, ADTRG = 1)




Figure 16.59 Example of A/D Conversion Trigger Signal Generation in Complementary PWM Mode
(Trigger Asserted When TRDCNT_1 Underflows: ADEG = 1, ADTRG = 1)

Figure 16.60 shows an example where the A/D conversion start trigger signal is generated by compare match. In this case, the TRDADCR register must be set.




Figure 16.60 Example of A/D Conversion Trigger Signal Generation by Compare Match

Figure 16.61 shows the timing for generating the A/D conversion start trigger by compare match.




Figure 16.61 Timing of A/D Conversion Start Trigger Generation

16.3.14 Operation through an Event Link

Using the event link controller (ELC), timer RD unit 0 can be made to operate in the following ways in relation to events occurring in other modules. Each channel 0 and 1 can be specified independently.

(1) Staring Counter Operation

The start of counting operations by timer RD can be selected by ELOPA and ELOPB of the ELC. When the event specified by ELSR3 and ELSR4 occur, the STR[1:0] bits in TRDSTR are set to 1, which starts counting by timer RD. However, if the specified event occurs when the STR bit has already been set to 1, the event is not effective.

(2) Counting Event

The counting of events by timer RD can be selected by ELOPA and ELOPB of the ELC. When the event specified in ELSR3 and ELSR4 occurs, event counter operation proceeds with that event as the source to drive counting, regardless of the setting of the TPSC[2:0] bits in TRDCR and the STR1, STR0 bits in TRDSTR. When the value of the counter is read, the value read out is the actual number of input events.

(3) Input Capture

Input capture operation of timer RD can be selected by ELOPA and ELOPB of the ELC. When the event specified in ELSR3 and ELSR4 occurs, GRD captures the value of TRDCNT. When input capture operation initiated by an event link is in use, set the IOD[3:0] bits = b'1101 in TRDIORC of timer RD, set the STR bit in TRDSTR to 1, and then start the counter. Since input on the FTIOD pin becomes valid at the same time, fix the input to the FTIOD pin or take other measures such as not allocating the FTIOD pin to the port in the PMC, etc.

16.4 Interrupt Sources

There are three kinds of timer RD interrupt sources; input capture/compare match, overflow, and underflow. An interrupt is requested when the corresponding interrupt request flag is set to 1 while the corresponding interrupt enable bit is set to 1.

16.4.1 Status Flag Set Timing

(1) IMF Flag Set Timing

The IMF flag is set to 1 by the compare match signal that is generated when the GR matches with the TRDCNT. The compare match signal is generated at the last state of matching (timing to update the counter value when the GR and TRDCNT match). Therefore, when the TRDCNT and GR matches, the compare match signal will not be generated until the TRDCNT input clock is generated. Figure 16.62 shows the timing to set the IMF flag.




Figure 16.62 IMF Flag Set Timing when Compare Match Occurs

(2) IMF Flag Set Timing at Input Capture

When an input capture signal is generated, the IMF flag is set to 1 and the value of TRDCNT is simultaneously transferred to corresponding GR. Figure 16.63 shows the timing.




Figure 16.63 IMF Flag Set Timing at Input Capture

(3) Overflow Flag (OVF) Set Timing

The overflow flag is set to 1 when the TRDCNT overflows. Figure 16.64 shows the timing.




Figure 16.64 OVF Flag Set Timing

16.4.2 Status Flag Clearing Timing

The status flag can be cleared by writing 0 after reading 1 from the CPU. Figure 16.65 shows the timing in this case.




Figure 16.65 Status Flag Clearing Timing

16.5 Usage Notes

(1) Input Pulse Width of Input Clock Signal and Input Capture Signal

When the digital filtering function for input is not in use, the pulse width of the input clock signal and the input capture signal must be at least three system clock (ϕ) cycles when the TPSC2 to TPSC0 bits in TRDCR = B'0XX or B'10X, and at least $3 \times \phi_{40}$ cycles for B'110; shorter pulses will not be detected correctly.

(2) Conflict between TRDCNT Write and Clear Operations

If a counter clear signal is generated in the T_2 state of a TRDCNT write cycle, TRDCNT clearing has priority and the TRDCNT write is not performed. Figure 16.66 shows the timing in this case.




Figure 16.66 Conflict between TRDCNT Write and Clear Operations

(3) Conflict between TRDCNT Write and Increment Operations

If TRDCNT is incremented in the T_2 state of a TRDCNT write cycle, writing has priority. Figure 16.67 shows the timing in this case.




Figure 16.67 Conflict between TRDCNT Write and Increment Operations

(4) Conflict between GR Write and Compare Match

If a compare match occurs in the T_2 state of a GR write cycle, GR write has priority and the compare match signal is disabled. Figure 16.68 shows the timing in this case.




Figure 16.68 Conflict between GR Write and Compare Match

(5) Conflict between TRDCNT Write and Overflow/Underflow

If overflow/underflow occurs in the T_2 state of a TRDCNT write cycle, TRDCNT write has priority without an increment operation. At this time, the OVF flag is set to 1. Figure 16.69 shows the timing in this case.




Figure 16.69 Conflict between TRDCNT Write and Overflow

(6) Conflict between GR Read and Input Capture

If an input capture signal is generated in the T_2 state of a GR read cycle, the data that is read will be transferred before input capture transfer. Figure 16.70 shows the timing in this case.




Figure 16.70 Conflict between GR Read and Input Capture

(7) Conflict between Count Clearing and Increment Operations by Input Capture

If an input capture and increment signals are simultaneously generated, count clearing by the input capture operation has priority without an increment operation. The TRDCNT contents before clearing counter are transferred to GR. Figure 16.71 shows the timing in this case.




Figure 16.71 Conflict between Count Clearing and Increment Operations by Input Capture

(8) Conflict between GR Write and Input Capture

If an input capture signal is generated in the T_2 state of a GR write cycle, the input capture operation has priority and the write to GR is not performed. Figure 16.72 shows the timing in this case.




Figure 16.72 Conflict between GR Write and Input Capture

(9) Notes on Setting Reset Synchronous PWM Mode/Complementary PWM Mode

When bits CMD1 and CMD0 in TRDFCR are set, note the following:

- Write bits CMD1 and CMD0 while TRDCNT_1 and TRDCNT_0 are halted.
- Changing the settings of reset synchronous PWM mode to complementary PWM mode or vice versa is disabled. Set reset synchronous PWM mode or complementary PWM mode after the normal operation (bits CMD1 and CMD0 are cleared to 0) has been set.

(10) Note on Writing to the TOA0 to TOD0 Bits and the TOA1 to TOD1 Bits in TRDOCR

The TOA0 to TOD0 bits and the TOA1 to TOD1 bits in TRDOCR decide the value of the FTIO pin, which is output until the first compare match occurs. Once a compare match occurs and this compare match changes the values of FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 output, the values of the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pin output and the values read from the TOA0 to TOD0 and TOA1 to TOD1 bits may differ. Moreover, when the writing to TRDOCR and the generation of the compare match A0 to D0 and A1 to D1 occur at the same timing, the writing to TRDOCR has the priority. Thus, output change due to the compare match is not reflected to the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pins. Therefore, when bit manipulation instruction is used to write to TRDOCR, the values of the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pin output may result in an unexpected result. When TRDOCR is to be written to while compare match is operating, stop the counter once before accessing to TRDOCR, read the port 6 state to reflect the values of FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 output, to TOA0 to TOD0 and TOA1 to TOD1, and then restart the counter. Figure 16.73 shows an example when the compare match and the bit manipulation instruction to TRDOCR occur at the same timing.

TRDOCR has been set to H'06. Compare match B0 and compare match C0 are used. The FTIOB0 pin is in the 1 output state, and is set to the toggle output or the 0 output by compare match B0. When BCLR#2, @TRDOCR is executed to clear the TOC0 bit (the FTIOC0 signal is low) and compare match B0 occurs at the same timing as shown below, the H'02 writing to TRDOCR has priority and compare match B0 does not drive the FTIOB0 signal low; the FTIOB0 signal remains high.

Bit	7	6	5	4	3	2	1	0
TRDOCR	TOD1	TOC1	TOB1	TOA1	TOD0	TOC0	TOB0	TOA0
Set value	0	0	0	0	0	1	1	0

BCLR#2, @TRDOCR

- (1) TRDOCR read operation: Read H'06
- (2) Modify operation: Modify H'06 to H'02
- (3) Write operation to TRDOCR: Write H'02




Figure 16.73 When Compare Match and Bit Manipulation Instruction to TRDOCR Occur at the Same Timing

(11) Restrictions on Access to Registers when Internal $\phi 40$ Clock is Selected as Counter Clock

When the internal $\phi 40$ clock is selected as the counter clock (the TPSC[2:0] bits in TRDCR = 110), if any register of timer RD is to be read immediately after writing to another register in a given module, proceed with reading after having executed one NOP instruction.

Timer RD unit 0 and 1 are considered to be separate modules, but channels 0 and 1 (or channels 2 and 3) of the same unit are considered to be in the same module.




Figure 16.74 Example of Flow for Reading Immediately after Writing to a Register

Section 17 Timer RE

Timer RE is a timer that provides a realtime clock function to count time ranging from a second to a week and a compare-match function. Figure 17.1 shows a block diagram of the timer RE.

17.1 Features

- Realtime clock mode
 - Counts seconds, minutes, hours, and day-of-week
 - Start/stop function
 - Reset function
 - Readable/writable counter of seconds, minutes, hours, and day-of-week with BCD codes
 - Periodic (seconds, minutes, hours, days, and weeks) interrupts
- Output-compare mode
 - 8-bit counter with a compare-match function
 - Selection of clock source
 - Compare-match interrupt




Figure 17.1 Block Diagram of Timer RE

Table 17.1 shows the timer RE input/output pin.

Table 17.1 Pin Configuration

Pin Name	I/O	Function
TREO	Output	Clock or compare-match output

17.2 Register Descriptions

The timer RE has the following registers.

- Timer RE second data register/counter data register (TRESEC)
- Timer RE minute data register/compare data register (TREMIND)
- Timer RE hour data register (TREHR)
- Timer RE day-of-week data register (TREWK)
- Timer RE control register 1 (TRECRR1)
- Timer RE control register 2 (TRECRR2)
- Timer RE clock source select register (TRECRR)
- Timer RE interrupt flag register (TREIFR)

17.2.1 Timer RE Second Data Register/Counter Data Register (TRESEC)

Address: H'FFFA8

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	BSY	SC12	SC11	SC10	SC03	SC02	SC01	SC00

Value after reset: — — — — — — — —

- Realtime clock mode

Bit	Symbol	Bit Name	Description	R/W
7	BSY	Timer RE busy	This bit is set to 1 when the timer RE is updating (calculating) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.	R
6	SC12	Counting ten's position of seconds	Counts on 0 to 5 for 60-second counting.	R/W
5	SC11			R/W
4	SC10			R/W
3	SC03	Counting one's position of seconds	Counts on 0 to 9 once per second. When a carry is generated, 1 is added to the ten's position.	R/W
2	SC02			R/W
1	SC01			R/W
0	SC00			R/W


- Output-compare mode

Bit	Symbol	Bit Name	Description	R/W
7	BSY	—	Used as an 8-bit register for reading the counter data.	R
6	SC12		The counter value is retained when counting is stopped.	R/W
5	SC11		This register is initialized to H'00 with a compare-match.	R/W
4	SC10			R/W
3	SC03			R/W
2	SC02			R/W
1	SC01			R/W
0	SC00			R/W

TRESEC counts the BCD-coded second value in realtime clock mode. TRESEC is incremented from decimal 00 to 59. TRESEC is used as an 8-bit register for reading the counter data in output-compare mode.

17.2.2 Timer RE Minute Data Register/Compare Data Register (TREMINT)

Address: H'FFFFA9



Value after reset: — — — — — — —

- Realtime clock mode

Bit	Symbol	Bit Name	Description	R/W
7	BSY	Timer RE busy	This bit is set to 1 when the timer RE is updating (calculating) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.	R
6	MN12	Counting ten's position of minutes	Counts on 0 to 5 for 60-minute counting.	R/W
5	MN11			R/W
4	MN10			R/W
3	MN03	Counting one's position of minutes	Counts on 0 to 9 once per minute. When a carry is generated, 1 is added to the ten's position.	R/W
2	MN02			R/W
1	MN01			R/W
0	MN00			R/W

- Output-compare mode

Bit	Symbol	Bit Name	Description	R/W
7	BSY	—	Used as an 8-bit register for storing the compare data. The setting range is H'01 to H'FF.	R
6	MN12	—	This register can be written to only when counting is stopped (when TSTART and TCSTF in TRECR1 are 0).	R/W
5	MN11			R/W
4	MN10			R/W
3	MN03			R/W
2	MN02	R/W		
1	MN01	R/W		
0	MN00	R/W		

TREMINT counts the BCD-coded minute value on the carry generated once per minute by the TRESEC counting in realtime clock mode. TREMINT is incremented from decimal 00 to 59. TREMINT is used as an 8-bit register for storing the compare data in output-compare mode.

17.2.3 Timer RE Hour Data Register (TREHR)

Address: H'FFFFAA

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	BSY	—	HR11	HR10	HR03	HR02	HR01	HR00


Value after reset: — 0 — — — — — —

Bit	Symbol	Bit Name	Description	R/W
7	BSY	Timer RE busy	This bit is set to 1 when the timer RE is updating (calculating) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.	R
6	—	Reserved	This bit is read as 0. The write value should be 0.	—
5	HR11	Counting ten's position of hours	Counts on 0 to 2 for ten's position of hours	R/W
4	HR10			R/W
3	HR03	Counting one's position of hours	Counts on 0 to 9 once per hour. When a carry is generated, 1 is added to the ten's position.	R/W
2	HR02			R/W
1	HR01			R/W
0	HR00			R/W

TREHR is used in realtime clock mode and counts the BCD-coded hour value on the carry generated once per hour by TREMIN. TREHR is incremented either from decimal 00 to 11 or 00 to 23 by the selection of the 12/24 bit in TRECRI. This register is not used in output-compare mode.

17.2.4 Timer RE Day-of-Week Data Register (TREWK)

Address: H'FFFFAB



Bit	Symbol	Bit Name	Description	R/W
7	BSY	Timer RE busy	This bit is set to 1 when the timer RE is updating (calculating) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.	R
6 to 3	—	Reserved	These bits are read as 0. The write value should be 0.	—
2 to 0	WK[2:0]	Day-of-week counting	000: Sunday 001: Monday 010: Tuesday 011: Wednesday 100: Thursday 101: Friday 110: Saturday 111: Setting prohibited	R/W

TREWK is used in realtime clock mode and counts the BCD-coded day-of-week value on the carry generated once per day by TREHR. Bits WK[2:0] indicate the day of the week with a binary code, ranging from decimal 0 to 6. This register is not used in output-compare mode.

17.2.5 Timer RE Control Register 1 (TRECRI1)

Address: H'FFFFAC

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TSTART	H12_H24	PM	TRE_RST	INT	TOENA	TCSTF	—

Value after reset: — — — 0 0 0 — 0

- Realtime clock mode

Bit	Symbol	Bit Name	Description	R/W
7	TSTART	Counter operation start	0: Stops timer counter operation 1: Starts timer counter operation	R/W
6	H12_H24* ¹	Operating mode	0: The timer RE operates in 12-hour mode. TREHR counts on 0 to 11. 1: The timer RE operates in 24-hour mode. TREHR counts on 0 to 23.	R/W
5	PM* ¹	a.m./p.m.	0: Indicates a.m. when the timer RE is in the 12-hour mode. 1: Indicates p.m. when the timer RE is in the 12-hour mode.	R/W
4	TRESET	Reset	0: Normal operation 1: Resets all the registers and control circuits, except TREC_SR and the TOENA and TRESET bits in this register. Clear this bit to 0 after having been set to 1.	R/W
3	INT* ¹	Interrupt generation timing	0: Generates a second, minute, hour, or day-of-week periodic interrupt during timer RE busy period. 1: Generates a second, minute, hour, or day-of-week periodic interrupt immediately after completing timer RE busy period.* ²	R/W
2	TOENA	TREO pin output enable	0: Disables timer RE divided clock output. 1: Enables timer RE divided clock output.	R/W
1	TCSTF	Operation status flag	0: Indicates that timer RE operation has been stopped. 1: Indicates that timer RE operation is in progress.	R
0	—	Reserved	This bit is read as 0. The write value should be 0.	—

Notes: 1. Bits H12_H24, PM, and INT should be set when the timer RE operation is stopped.
2. This bit should be set to 1 in realtime clock mode and cleared to 0 in output compare mode.

TRECR1 controls start/stop and reset of the counter. For the definition of time expression, see figure 17.2.




Figure 17.2 Definition of Time Expression

- Output-compare mode

Bit	Symbol	Bit Name	Description	R/W
7	TSTART	Counter operation start	0: Stops timer counter operation. 1: Starts timer counter operation.	R/W
6	H12_H24	Operating mode	0 should be written to this bit in output-compare mode.	R/W
5	PM	a.m./p.m.	0 should be written to this bit in output-compare mode.	R/W
4	TRESET	Reset	0: Normal operation 1: Resets all the registers and control circuits, except TREC SR and the TOENA and TRESET bits in this register. Clear this bit to 0 after having been set to 1.	R/W
3	INT	Interrupt generation timing	0 should be written to this bit in output-compare mode.	R/W
2	TOENA	TREO pin output enable	0: Disables timer RE divided clock output. 1: Enables timer RE divided clock output.	R/W
1	TCSTF	Operation status flag	0: Indicates that timer RE operation has been stopped. 1: Indicates that timer RE operation is in progress.	R
0	—	Reserved	This bit is read as 0. The write value should be 0.	—

Note: After writing 1 to TSTART, the timer RE should not be accessed before reading 1 from TCSTF, with the exception of reading TCSTF. Similarly, after writing 0 to TSTART, the timer RE should not be accessed before reading 0 from TCSTF, with the exception of reading TCSTF.

17.2.6 Timer RE Control Register 2 (TRECR2)

Address: H'FFFFAD

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	COMIE	WKIE	DYIE	HRIE	MNIE	SEIE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7, 6	—	Reserved	These bits are read as 0. The write value should be 0.	—
5	COMIE	Compare-match interrupt enable	0: Disables a compare-match interrupt 1: Enables a compare-match interrupt This bit should be 0 in realtime clock mode.	R/W
4	WKIE	Week periodic interrupt enable	0: Disables a week periodic interrupt 1: Enables a week periodic interrupt This bit should be 0 in output-compare mode.	R/W
3	DYIE	Day periodic interrupt enable	0: Disables a day periodic interrupt 1: Enables a day periodic interrupt This bit should be 0 in output-compare mode.	R/W
2	HRIE	Hour periodic interrupt enable	0: Disables an hour periodic interrupt 1: Enables an hour periodic interrupt This bit should be 0 in output-compare mode.	R/W
1	MNIE	Minute periodic interrupt enable	0: Disables a minute periodic interrupt 1: Enables a minute periodic interrupt This bit should be 0 in output-compare mode.	R/W
0	SEIE	Second periodic interrupt enable	0: Disables a second periodic interrupt 1: Enables a second periodic interrupt This bit should be 0 in output-compare mode.	R/W

- Notes:
1. When using interrupts, this register should be set last after other registers are set.
 2. The COMIE bit should be set when counting operation is stopped.
 3. Bits WKIE, DYIE, HRIE, MNIE, and SEIE should be set when timer RE operation is stopped.

TRECR2 controls timer RE periodic interrupts of weeks, days, hours, minutes, and seconds in realtime clock mode. Enabling interrupts of weeks, days, hours, minutes, and seconds sets the interrupt request flag to 1 in the timer RE interrupt flag register (TREIFR) when an interrupt occurs. It also controls a compare-match interrupt when output-compare mode is used.

17.2.7 Timer RE Interrupt Flag Register (TREIFR)

Address: H'FFFFAE

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	COMF	WKF	DYF	HRF	MNF	SECF

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7, 6	—	Reserved	These bits are read as 0. The write value should be 0.	—
5	COMF	Compare-match interrupt request flag	<p>[Setting condition]</p> <ul style="list-style-type: none"> When the counter value matches the value set in TREMIN in output-compare mode. <p>[Clearing condition]</p> <ul style="list-style-type: none"> When 1 is read from the bit and then 0 is written to the bit. 	R/W
4	WKF	Week periodic interrupt request flag	<p>[Setting condition]</p> <ul style="list-style-type: none"> When bits WK[2:0] in TREWK reach B'000 in realtime clock mode. <p>[Clearing condition]</p> <ul style="list-style-type: none"> When 1 is read from the bit and then 0 is written to the bit. <p>When the DTC is activated with a week periodic interrupt and the DISEL bit in the MRB register of the DTC is 1.</p>	R/W
3	DYF	Day periodic interrupt request flag	<p>[Setting condition]</p> <ul style="list-style-type: none"> Each time TREWK is updated in realtime clock mode. (Occurs every day) <p>[Clearing conditions]</p> <ul style="list-style-type: none"> When 1 is read from the bit and then 0 is written to the bit. When the DTC is activated with a day periodic interrupt and the DISEL bit in the MRB register of the DTC is 1. 	R/W

Bit	Symbol	Bit Name	Description	R/W
2	HRF	Hour periodic interrupt request flag	<p>[Setting condition]</p> <ul style="list-style-type: none">Each time TREHR is updated in realtime clock mode. (Occurs every hour) <p>[Clearing conditions]</p> <ul style="list-style-type: none">When 1 is read from the bit and then 0 is written to the bit.When the DTC is activated with an hour periodic interrupt and the DISEL bit in the MRB register of the DTC is 1.	R/W
1	MNF	Minute periodic interrupt request flag	<p>[Setting condition]</p> <ul style="list-style-type: none">Each time TREMIN is updated in realtime clock mode. (Occurs every minute) <p>[Clearing conditions]</p> <ul style="list-style-type: none">When 1 is read from the bit and then 0 is written to the bit.When the DTC is activated with a minute periodic interrupt and the DISEL bit in the MRB register of the DTC is 1.	R/W
0	SECF	Second periodic interrupt request flag	<p>[Setting condition]</p> <ul style="list-style-type: none">Each time TRESEC is updated in realtime clock mode. (Occurs every second) <p>[Clearing conditions]</p> <ul style="list-style-type: none">When 1 is read from the bit and then 0 is written to the bit.When the DTC is activated with a second periodic interrupt and the DISEL bit in the MRB register of the DTC is 1.	R/W

17.2.8 Timer RE Clock Source Select Register (TRECSR)

Address: H'FFFFAF

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	RCS[6:4]			RCS3	RCS2	RCS[1:0]	

Value after reset: 0 0 0 0 1 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is read as 0. The write value should be 0.	—
6 to 4	RCS[6:4]* ²	Clock output select	000: $\phi/2$ 001: $\phi/4$ 010: $\phi/8$ 011: Compare-match output (Only valid in output-compare mode) 100: ϕ/sub (32.768 kHz) 101: 1 Hz (Only valid in realtime clock mode) 11x: Setting prohibited	R/W
3	RCS3	Mode select	0: Output-compare mode 1: Realtime clock mode	R/W
2	RCS2	4-bit counter select	(Only valid in output-compare mode) 0: Does not use the 4-bit counter. 1: Uses the 4-bit counter.	R/W
1, 0	RCS[1:0] * ¹ * ³	Clock source select	00: $\phi/2$ 01: $\phi/4$ 10: $\phi/8$ 11: ϕ/sub	R/W

[Legend]

X: Don't care

- Notes:
1. RCS[1:0] should be set when realtime clock mode is used or when counter operation is stopped.
 2. RCS[6:4] should be set when the TOENA bit in TRECR1 is 0.
 3. In output compare mode, when the CPU is in a ϕloco clock mode, do not select the ϕsub clock as the clock source for the timer.

TRECSR selects clock output, operating mode, and clock source.

- RCS6 to RCS4 (clock output select)
Selects a clock output from the TREO pin when the TOENA bit in TRECR1 is set to 1.
- RCS1 and RCS0 (clock source select)
Selects a clock source for output-compare mode. For realtime clock mode, the subclock ϕ_{sub} (32.768 kHz) is selected regardless of the setting of these bits.

17.3 Operation of Realtime Clock Mode

17.3.1 Initial Settings of Registers after Power-On

The timer RE registers that contain second, minute, hour, and day-of-week data are not initialized by a reset by the $\overline{\text{RES}}$ pin, LVD, or watchdog timer. Therefore, all registers must be set to their initial values after power-on. Once the register settings are made, the timer RE provides an accurate time as long as power is supplied regardless of the $\overline{\text{RES}}$ pin, LVD, or watchdog timer reset.

17.3.2 Initial Setting Procedure

Figure 17.3 shows the procedure for the initial setting of the timer RE to be used in realtime clock mode. To set the timer RE again, also follow this procedure.




Figure 17.3 Initial Setting Procedure

17.3.3 Data Reading Procedure in Realtime Clock Mode

When the seconds, minutes, hours, or day-of-week datum is updated while time data is being read, the data obtained may not be correct, and so the time data must be read again. Figure 17.4 shows an example in which correct data is not obtained. In this example, since only TRESEC is read after data update, about 1-minute inconsistency occurs.

The following three methods can be used to avoid reading in this timing:

1. Check the setting of the BSY bit, and when the BSY bit changes from 1 to 0, read from the second, minute, hour, and day-of-week registers. When about 62.5 ms is passed after the BSY bit is set to 1, the registers are updated, and the BSY bit is cleared to 0.
2. Making use of interrupts, read from the second, minute, hour, and day-of week registers after the SECF flag in TREIFR is set to 1 and the BSY bit is confirmed to be 0.
3. Read from the second, minute, hour, and day-of week registers twice in a row, and if there is no change in the read data, the read data is used.




Figure 17.4 Example: Reading of Inaccurate Time Data

17.3.4 Operation in Realtime Clock Mode

Figure 17.5 shows an example of realtime clock mode operation.




Figure 17.5 Example of Realtime Clock Mode Operation

17.4 Operation of Output Compare Mode

Writing 0 to the RCS3 bit in TRECSR sets the timer RE in output compare mode and causes it to operate as a counter provided with an 8-bit compare match function. Four count sources can be selected. When used in output compare mode, the timer RE should be initialized. To initialize the timer RE, use the RCS3 bit in TRECSR to select output-compare mode and then follow the procedure for initial settings shown in figure 17.3.

The count source selected by the RCS1 and RCS0 bits is divided into two and counted with an 8-bit counter. Setting 1 to the RCS2 bit in TRECSR causes the count source divided into two to be counted with a 4-bit counter, and the 8-bit counter counts overflows of the 4-bit counter.

TREMIN sets a compare value. By reading TRESEC, it is possible to read values from the 8-bit counter. In this mode, TREHR or TREWK is not used. Setting bits RCS6 to RCS4 in TRECSR to B'011 and setting the TOENA bit in TRECR1 to 1 produces toggle output from the TREO pin each time the value of the 8-bit counter matches the value of TREMIN (initial value: low output).

Also, by setting the COMIE bit in TRECR2 to 1, it is possible to generate a compare match interrupt request. The counter, using the TSTART bit in TRECR1, controls the start/stop of counter operation.

Figure 17.6 shows a block diagram of output compare mode; figure 17.7 shows an operation example.




Figure 17.6 Block Diagram of Output Compare Mode




Figure 17.7 Example of Output Compare Mode Operation

17.5 Interrupt Sources

There are six kinds of timer RE interrupts: week interrupts, day interrupts, hour interrupts, minute interrupts, and second interrupts in realtime clock mode, and compare-match interrupts in output compare mode. Table 17.2 shows the interrupt sources.

When using an interrupt, initiate the timer RE last after other registers are set. Independent vector addresses are allocated to each timer RE interrupt source.

Table 17.2 Interrupt Sources

Interrupt Name	Interrupt Source	Interrupt Enable Bit
Compare-match interrupt	Occurs when the count value matches the compare data.	COMIE
Week periodic interrupt	Occurs every week when the day-of-week data register value becomes 0.	WKIE
Day periodic interrupt	Occurs every day when the day-of-week data register value is incremented.	DYIE
Hour periodic interrupt	Occurs every hour when the hour date register value is incremented.	HRIE
Minute periodic interrupt	Occurs every minute when the minute data register value is incremented.	MNIE
Second periodic interrupt	Occurs every second when the second data register value is incremented.	SEIE

17.6 Usage Notes

(1) Starting and Stopping Counting Process

The timer RE includes a TSTART bit that directs the start or stop of the counting process, and a TCSTF bit that indicates that the counting process has started or stopped.

Setting the TSTART bit to 1 causes the timer RE to start counting and assigns 1 to the TCSTF bit. From the time the TSTART bit is set to 1 and to the time the TCSTF bit turns 1, a maximum of 2 cycles of count sources are required. During this time period, the timer RE related registers*, with the exception of the TCSTF bit, should not be accessed.

Similarly, clearing the TSTART bit to 0 causes the timer RE to stop counting, and assigns 0 to the TCSTF bit. From the time the TSTART bit is set to 0 and to the time the TCSTF bit turns 0, the timer RE related registers*, with the exception of the TCSTF bit, should not be accessed.

Note: Timer RE related registers: TRESEC, TREMIN, TREHR, TREWK, TRECRI, TRECRI2, and TRECSR

(2) Register Settings of Timer RE

The following registers and bits should be written when the timer RE is stopped.

The condition "timer RE stopped" refers to the condition in which both the TSTART and TCSTF bits in TRECRI are 0. Set TRECRI2 at the end of setting the above registers and bits (before the timer RE counting process is started).

- Registers TRESEC, TREMIN, TREHR, TREWK, and TRECRI2
- Bits H12_H24 bit, PM, and INT in TRECRI
- Bits RCS0 to RCS3 in TRECSR

(3) Sampling Circuit for Noise Canceler in ϕ Subclock Signal

When selecting the ϕ_{sub} as the clock source for the timer RE, always enable the sampling circuit with the SUBNC[1:0] bits in SYSCCR. For details of the SUBNC[1:0] bits, see section 5.2.2, System Clock Control Register (SYSCCR).

(4) Restrictions on Clock Selection in Output Compare Mode

In output compare mode, do not select the ϕ_{sub} clock as the clock source for the timer if the CPU is in ϕ_{loco} mode.

Section 18 Timer RG

Timer RG is a 16-bit timer with output compare and input capture functions. Timer RG can count using a number of internal or external clocks and output pulses with a desired duty cycle using the compare match function between the timer counter and two general registers. Timer RG is also able to decode the phase difference between two external clocks and increment. Timer RG therefore provides an ideal solution for many systems with a requirement to decide position based on a rotary encoder or tachometer as well as a wide range of other applications.

18.1 Features

- Selection of seven counter clock sources
Internal clocks: ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/32$ and $\phi/40$
External clocks: TCLKA, TCLKB
- Timer mode
Waveform output by compare match (Selection of 0 output, 1 output, or toggle output)
Input capture function (Rising edge, falling edge, or both edges)
- PWM mode
Generates pulses with a desired period and duty cycle.
- Phase counting mode
Detects phase difference between two external clock inputs and increments/decrements the TCNT.
- Fast access via internal 16-bit bus
Performs high-speed accesses to the timer counter and general registers using the 16-bit bus interface.
- Four interrupt sources
TRGCNT overflow, TRGCNT underflow, compare match, and input capture

Table 18.1 Functions of Timer RG

Item	Counter	Input/Output Pins	
		TGIOA	TGIOB
Counter clock	Internal clocks: ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/32$, and $\phi/40$ External clock: TCLKA, TCLKB		
General registers (multiplexed registers with output compare/input capture)	—	GRA	GRB
Buffer register	—	BRA	BRB
Counter clearing function	—	Compare match/ input capture	Compare match/ input capture
Initial output value setting function	—	—	—
Buffer operation	—	Yes	Yes
Compare match output	0 output	—	Yes
	1 output	—	Yes
	Toggle output	—	Yes
Input capture function	—	Yes	Yes
PWM mode	—	Yes	Yes
Phase counting mode	—	Yes	Yes
Interrupt sources	Overflow	Compare match/ input capture	Compare match/ input capture
	Underflow		




Figure 18.1 Timer RG Block Diagram

Table 18.2 summarizes the timer RG pins.

Table 18.2 Pin Configuration

Pin Name	I/O	Function
TCLKA	Input	External clock A input pin (Phase A input pin in phase counting mode)
TCLKB	Input	External clock B input pin (Phase B input pin in phase counting mode)
TGIOA	I/O	GRA output compare output pin/ GRA input capture input pin/ PWM output pin in PWM mode
TGIOB	I/O	GRB output compare output pin/ GRB input capture input pin

18.2 Register Descriptions

Timer RG has the following registers.

- Timer RG mode register (TRGMDR)
- Timer RG counter control register (TRGCNTCR)
- Timer RG control register (TRGCR)
- Timer RG I/O control register (TRGIOR)
- Timer RG status register (TRGSR)
- Timer RG interrupt enable register (TRGIER)
- Timer RG counter (TRGCNT)
- General register A (GRA)
- General register B (GRB)
- GRA buffer register (BRA)
- GRB buffer register (BRB)

18.2.1 Timer RG Mode Register (TRGMDR)

Address: H'FF0646

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	STR	—	DFCK[1:0]	DFB	DFA	MDF	PWM	

Value after reset: 0 1 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	STR	Counter start	0: TRGCNT stops counting. 1: TRGCNT performs counting.	R/W
6	—	Reserved	This bit is read as 1. The write value should be 1.	—
5, 4	DFCK[1:0]	Digital filter clock select	00: $\phi/32$ (initial value) 01: $\phi/8$ 10: ϕ 11: $\phi/32$ Clock specified by bits CKS2 to CKS0 in TRGCR	R/W
3	DFB	TGIOB pin digital filter function select	0: Disables the digital filter for the TGIOB pin. 1: Enables the digital filter for the TGIOB pin.	R/W
2	DFA	TGIOA pin digital filter function select	0: Disables the digital filter for the TGIOA pin. 1: Enables the digital filter for the TGIOA pin.	R/W
1	MDF	Phase counting mode select	0: Increments the counter.* ¹ 1: Phase counting mode	R/W
0	PWM	PWM mode select	0: Usual mode* ² 1: PWM mode	R/W

Notes: 1. Select counting up in PWM mode.
2. Select normal mode here when the MDF bit is set for phase counting mode.

- STR bit (Counter start)

Clearing this bit to 0 stops counting by TRGCNT. Counting by TRGCNT proceeds while this bit is set to 1.

This bit is set to 1 if the specified event occurs when operation of timer RG has been selected in ELOPC of the event link controller.

- MDF bit (Phase counting mode select)

When this bit is 0, the counter counts the clock pulses specified with the TPSC[2:0] bits in TRGCR. When this bit is 1, the counter counts the phases produced by TCLKA and TCLKB as specified in TRGCNTR.

18.2.2 Timer RG Counter Control Register (TRGCNTR)


Address: H'FF0647

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	CNTEN7	CNTEN6	CNTEN5	CNTEN4	CNTEN3	CNTEN2	CNTEN1	CNTEN0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	CNTEN7	Count enable bit 7	0: Not affected by the TCLKB rising edge when TCLKA is low. 1: Incremented at the TCLKB rising edge when TCLKA is low.	R/W
6	CNTEN6	Count enable bit 6	0: Not affected by the TCLKA rising edge when TCLKB is high. 1: Incremented at the TCLKA rising edge when TCLKB is high.	R/W
5	CNTEN5	Count enable bit 5	0: Not affected by the TCLKB falling edge when TCLKA is high. 1: Incremented at the TCLKB falling edge when TCLKA is high.	R/W
4	CNTEN4	Count enable bit 4	0: Not affected by the TCLKA falling edge when TCLKB is low. 1: Incremented at the TCLKA falling edge when TCLKB is low.	R/W
3	CNTEN3	Count enable bit 3	0: Not affected by the TCLKA falling edge when TCLKB is high. 1: Incremented at the TCLKA falling edge when TCLKB is high.	R/W
2	CNTEN2	Count enable bit 2	0: Not affected by the TCLKB falling edge when TCLKA is low. 1: Incremented at the TCLKB falling edge when TCLKA is low.	R/W
1	CNTEN1	Count enable bit 1	0: Not affected by the TCLKA rising edge when TCLKB is low. 1: Incremented at the TCLKA rising edge when TCLKB is low.	R/W
0	CNTEN0	Count enable bit 0	0: Not affected by the TCLKB rising edge when TCLKA is high. 1: Incremented at the TCLKB rising edge when TCLKA is high.	R/W

18.2.3 Timer RG Control Register (TRGCR)

Address: H'FF0648



Value after reset: 1 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is read as 1. The write value should be 1.	—
6, 5	CCLR[1:0]	Counter clear source select	00: Disables clearing TRGCNT. 01: Clears TRGCNT with a GRA compare match/input capture. 1X: Clears TRGCNT with a GRB compare match/input capture.	R/W
4, 3	CKEG[1:0]	External clock detection edge select	00: Incremented at the rising edges. 01: Incremented at the falling edges. 1x: Incremented at the rising and falling edges.	R/W
2 to 0	TPSC[2:0]*	TRGCNT count clock select	000: TRGCNT counts the internal clock ϕ 001: TRGCNT counts the internal clock $\phi/2$ 010: TRGCNT counts the internal clock $\phi/4$ 011: TRGCNT counts the internal clock $\phi/8$ 100: TRGCNT counts the internal clock $\phi/32$ 101: TRGCNT counts the TCLKA pin input 110: TRGCNT counts the internal clock $\phi/40$ 111: TRGCNT counts the TCLKB pin input	R/W

[Legend]

X: Don't care.

Note: * If the internal $\phi/40$ clock is selected, the high-speed on-chip oscillator must be operating. As long as the internal $\phi/40$ clock is selected, do not stop the high-speed on-chip oscillator. When the counter clock is switched over, the counter should be halted. When the internal $\phi/40$ clock is selected, restrictions on access to registers are applied. For details, see section 18.4.1, Restrictions on Access to Registers when Internal $\phi/40$ Clock is Selected as Counter Clock.

- CKEG[1:0] bit (external clock detection edge select)
Selects an edge of the external clock to be detected. When phase counting mode is used, the phase counting operation is performed regardless of the CKEG[1:0] setting.
- TPSC[2:0] bit (TRGCNT count clock select)
The settings are invalid in phase counting mode.

18.2.4 Timer RG I/O Control Register (TRGIOR)

Address: H'FF0649

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	BUFB	IOB2	IOB[1:0]	BUFA	IOA2	IOA[1:0]		

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	BUFB	BRB function select	0: BRB does not function as the GRB buffer register. 1: BRB functions as the GRB buffer register.	R/W
6	IOB2	GRB function select	0: GRB is used as a compare match register. 1: GRB is used as an input capture register.	R/W
5, 4	IOB[1:0]	GRB I/O function select	When IOB2 = 0, 00: Disables pin output at a compare match. 01: Outputs 0 to the TGIOB pin at a GRB compare match. 10: Outputs 1 to the TGIOB pin at a GRB compare match. 11: Toggles the output to the TGIOB pin at a GRB compare match. When IOB2 = 1, 00: Input capture to GRB at the rising edge of the TGIOB pin. 01: Input capture to GRB at the falling edge of the TGIOB pin. 1X: Input capture to GRB at the rising and falling edges of the TGIOB pin.	R/W

Bit	Symbol	Bit Name	Description	R/W
3	BUFA	BRA function select	0: BRA does not function as the GRA buffer register. 1: BRA functions as the GRA buffer.	R/W
2	IOA2	GRA function select	0: GRA is used as a compare match register. 1: GRA is used as an input capture register.	R/W
1, 0	IOA[1:0]	GRA I/O function select	When IOA2 = 0, 00: Disables pin output at a compare match. 01: Outputs 0 to the TGIOA pin at a GRA compare match. 10: Outputs 1 to the TGIOA pin at a GRA compare match. 11: Toggles the output to the TGIOA pin at a GRA compare match. When IOA2 = 1, 00: Input capture to GRA at the rising edge of the TGIOA pin. 01: Input capture to GRA at the falling edge of the TGIOA pin. 1X: Input capture to GRA at the rising and falling edges of the TGIOA pin.	R/W

[Legend]

X: Don't care.

18.2.5 Timer RG Status Register (TRGSR)

Address: H'FF064A

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	DIRF	OVF	UDF	IMFB	IMFA

Value after reset: 1 1 1 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 5	—	Reserved	These bits are read as 1. The write value should be 1.	—
4	DIRF	Count direction flag	0: TRGCNT is decremented. 1: TRGCNT is incremented.	R
3	OVF	Overflow flag	[Setting condition] <ul style="list-style-type: none"> When TRGCNT overflows from H'FFFF to H'0000 [Clearing condition] <ul style="list-style-type: none"> When OVF is read when OVF = 1, then 0 is written to. 	R/W
2	UDF	Underflow flag	[Setting condition] <ul style="list-style-type: none"> When TRGCNT underflows from H'0000 to H'FFFF [Clearing condition] <ul style="list-style-type: none"> When UDF is read when UDF = 1, then 0 is written to. UDF is valid when phase counting mode is used (MDF in TRGMDR is 1).	R/W
1	IMFB	Input capture/compare match flag B	[Setting conditions] <ul style="list-style-type: none"> TRGCNT = GRB when GRB functions as an output compare register The TRGCNT value is transferred to GRB by an input capture signal when GRB functions as an input capture register [Clearing condition] <ul style="list-style-type: none"> When the DTC is activated by a IMFB interrupt, and the DISEL bit in MRB of the DTC is 0. When IMFB is read when IMFB = 1, then 0 is written to. 	R/W

Bit	Symbol	Bit Name	Description	R/W
0	IMFA	Input capture/ compare match flag A	<p>[Setting conditions]</p> <ul style="list-style-type: none"> TRGCNT = GRA when GRA functions as an output compare register The TRGCNT value is transferred to GRA by an input capture signal when GRA functions as an input capture register <p>[Clearing condition]</p> <ul style="list-style-type: none"> When the DTC is activated by an IMFA interrupt, and the DISEL bit in MRB of the DTC is 0. When IMFA is read when IMFA = 1, then 0 is written to. 	R/W

18.2.6 Timer RG Interrupt Enable Register (TRGIER)

TRGIER is a register that controls interrupt requests of timer RG.


Address: H'FF064B

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	OVIE	UDIE	IMIEB	IMIEA
Value after reset:	1	1	1	1	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7 to 4	—	Reserved	These bits are read as 1. The write value should always be 1.	—
3	OVIE	Overflow interrupt enable	<p>0: Interrupt by the OVF flag is disabled.</p> <p>1: Interrupt by the OVF flag is enabled.</p>	R/W
2	UDIE	Underflow interrupt enable	<p>0: Interrupt by the UDF flag is disabled.</p> <p>1: Interrupt by the UDF flag is enabled.</p>	R/W
1	IMIEB	Input capture/ compare match B enable	<p>0: Interrupt by the IMFB flag is disabled.</p> <p>1: Interrupt by the IMFB flag is enabled.</p>	R/W
0	IMIEA	Input capture/ compare match A enable	<p>0: Interrupt by the IMFA flag is disabled.</p> <p>1: Interrupt by the IMFA flag is enabled.</p>	R/W

18.2.7 Timer RG Counter (TRGCNT)

Address: H'FF0640



Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

TRGCNT is a 16-bit readable/writable register that performs count operation with an input clock. The input clock is selected by bits TPSC2 to TPSC0 in TRGCR.





TRGCNT is incremented or decremented in phase counting mode and is only incremented in other modes.

TRGCNT can be cleared to H'0000 by a compare match with the relevant GRA or GRB or by an input capture to GRA or GRB (counter clearing function).

When TRGCNT overflows (changes from H'FFFF to H'0000), the OVF flag in TRGSR is set to 1. When TRGCNT underflows (changes from H'0000 to H'FFFF), the UDF flag in TRGSR is set to 1.

TRGCNT must always be read from or written to in units of 16 bits; 8-bit accesses are not allowed. TRGCNT is initialized to H'0000 by a reset.

18.2.8 General Registers A and B (GRA, GRB), GRA and GRB Buffer Registers (BRA, BRB)



Each of GRA and GRB is a 16-bit readable/writable register that can function as either an output-compare register or an input-capture register. The function is selected with TRGIOR.

When a general register is used as an output-compare register, its value is constantly compared with the TRGCNT value. When the two values match (a compare match), the corresponding flag (the IMFA or IMFB bit) in TRGSR is set to 1. A compare match output can be selected in TRGIOR.

When a general register is used as an input-capture register, an external input-capture signal is detected and the current TRGCNT value is stored in the general register. The corresponding flag (the IMFA or IMFB bit) in TRGSR is set to 1. The edge of the input-capture signal is selected in TRGIOR. The setting of TRGIOR is ignored in PWM mode.

BRA and BRB can be used as buffer registers of GRA and GRB, respectively, by setting BUFA and BUFB in TRGIOR.

For example, when GRA is set as an output-compare register and BRA is set as the buffer register for GRA, the value in TRGCNT is sent to GRA whenever compare match A is generated.

When GRA is set as an input-capture register and BRA is set as the buffer register for GRA, the value in TRGCNT is transferred to GRA and the value in GRA is transferred to the buffer register BRA whenever an input capture is generated.

General registers and buffer registers must be written or read in 16-bit units. General registers are set as output compare registers and initialized to H'FFFF by a reset.

18.3 Operation

Timer RG has the following operating modes.

- Timer mode (the waveform output function by a compare match, and the input-capture function)
- PWM mode
- Phase counting mode

The TGIOA and TGIOB pins indicate the functions by each register setting.

- TGIOA pin

Register

Register Name	PMR	PCR	TRGMDR	TRGIOR	
Bit Name	PMR	PCR	PWM	IOA2 to IOA0	Function
Setting values	1	X	1	XXX	PWM mode waveform output
		X	0	001, 01X	Timer mode waveform output (output compare function)
		X	0	1XX	Timer mode (input capture function)
	0	1	X	XXX	General output port
		0	X	XXX	General input port
		Other than above			Setting prohibited

[Legend]

X: Don't care.

- TGIOB pin

Register Name	PMR	PCR	TRGMDR	TRGIOR	
Bit Name	PMR	PCR	PWM	IOB2 to IOB0	Function
Setting values	1	X	X	001, 01X	Timer mode waveform output (output compare function)
		X	X	1XX	Timer mode (input capture function)
	0	1	X	XXX	General output port
		0	X	XXX	General input port
		Other than above			Setting prohibited

[Legend]

X: Don't care.

18.3.1 Timer Mode

TRGCNT performs up-counting, and is also capable of free-running operation, periodic counting, and external event counting.

Each of GRA and GRB can be used as an input capture register or output compare register.

(1) Waveform Output by Compare Match:

(a) Example of setting procedure for waveform output by compare match

Figure 18.2 shows an example of the setting procedure for waveform output by a compare match.




Figure 18.2 Example of Setting Procedure for Waveform Output by Compare Match

Table 18.3 Initial Output Values until the First Compare Match Occurs

Pin	0 is Output by Compare Match	1 is Output by Compare Match	Output is Toggled by Compare Match
TGIOA	1	0	0*
TGIOB	1	0	0*

Note: * When the initial toggled output immediately after release from the reset state is selected. In case where switching was from another output, the output value is that which preceded the switch.

(b) Examples of waveform output operation

Figure 18.3 shows an example of 0 output/1 output.

In this example, TRGCNT has been designated as a free-running counter, and settings have been made so that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level match, the pin level does not change.




Figure 18.3 Example of 0 Output/1 Output Operation

Figure 18.4 shows an example of toggle output. In this example TRGCNT has been designated as a periodic counter (with counter clearing performed by compare match B), and settings have been made so that output is toggled by both compare match A and compare match B.




Figure 18.4 Example of Toggle Output Operation

(c) Output compare output timing

A compare match signal is generated in the final state in which TRGCNT and GR match (the point at which the count value matched by TRGCNT is updated). When a compare match signal is generated, the output value set in TRGIOR is output at the output compare output pin (TGIOA, TGIOB). After a match between TRGCNT and GR, the compare match signal is not generated until the TRGCNT input clock is generated.

Figure 18.5 shows output compare output timing.




Figure 18.5 Output Compare Output Timing

(2) Input Capture Function

The TRGCNT value can be transferred to GR on detection of the input-capture/output-compare pin (TGIOA, TGIOB) input edge. Rising edge, falling edge, or both edges can be selected as the detection edge. The pulse width and cycle period can be measured using the input capture function.

(a) Example of setting procedure for input capture operation

Figure 18.6 shows an example of the setting procedure for input capture operation.




Figure 18.6 Example of Setting Procedure for Input Capture Operation

(b) Example of input capture operation

Figure 18.7 shows an example of input capture operation.

In this example both rising and falling edges have been selected as the TGIOA pin input capture input edge, falling edge has been selected as the TGIOB pin input capture input edge, and counter clearing by GRB input capture has been designated for TRGCNT.




Figure 18.7 Example of Input Capture Operation

(c) Input capture signal timing

Rising edge, falling edge, or both edges can be selected as the detection edge for input capture with TRGIOR.

Figure 18.8 shows input capture signal timing when the falling edge has been selected.

The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection.




Figure 18.8 Input Capture Input Signal Timing

18.3.2 PWM Mode

In PWM mode, the PWM waveform is output from the TGIOA output pin by using GRA and GRB as a pair. When an output pin is set for PWM mode, the TRGIOR output setting is ignored. The high level output timing for PWM waveform is set in GRA and the low level output timing in GRB.

Designating GRA or GRB compare match as the TRGCNT counter clearing source enables outputting a PWM waveform in the range of 0% to 100% duty cycle from the TGIOA pin.

The correspondence between PWM output pins and registers is shown in table 18.4. When the same value is set in GRA and GRB, the output value does not change even if a compare match occurs.

Table 18.4 PWM Output Pins and Registers

Output Pin	Output 1	Output 0
TGIOA	GRA	GRB
TGIOB	Functions as general I/O port	

(1) Example of PWM Mode Setting Procedure

Figure 18.9 shows an example of the PWM mode setting procedure.




Figure 18.9 Example of PWM Mode Setting Procedure

(2) Examples of PWM Mode Operation

Figure 18.10 shows examples of PWM mode operation.

When PWM mode is set, the TGIOA pin is automatically set as an output pin. The TGIOA pin outputs 1 on a GRA compare match and outputs 0 on a GRB compare match. The TGIOB pin always functions as an I/O pin for the relevant port.

In the examples shown in the figure, GRA and GRB compare matches are set as the TRGCNT clearing source. The initial value of TGIOA differs according to the counter clearing source. The correspondence between counter clearing sources and initial values is shown in table 18.5.

Table 18.5 Correspondence between Counter Clearing Sources and TGIOA Initial Values

Counter Clearing Source	TGIOA Initial Value
GRA compare match	1
GRB compare match	0




Figure 18.10 Example of PWM Mode Operation (1)

Figure 18.11 shows examples of PWM waveform output with 0% duty cycle and 100% duty cycle in PWM mode. When GRB compare match is set as the counter clearing source and the set value in GRA is greater than the value in GRB, the duty cycle of the PWM waveform is 0%. When GRA compare match is set as the counter clearing source and the set value in GRB is greater than the value in GRA, the duty cycle is 100%.




Figure 18.11 Example of PWM Mode Operation (2)

18.3.3 Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs (TCLKA and TCLKB pins) is detected and TRGCNT is incremented/decremented accordingly.

When phase counting mode is set, the TCLKA and TCLK pins function as external clock input pins and TRGCNT operates as an up/down-counter regardless of the setting of bits TPSC2 to TPSC0 and bits CKEG1 and CKEG0 in TRGCR.

(1) Example of Phase Counting Mode Setting Procedure

Figure 18.12 shows an example of the phase counting mode setting procedure.












Figure 18.12 Example of Phase Counting Mode Setting Procedure



(2) Examples of Phase Counting Mode Operation

Figures 18.13 to 18.16 show examples of phase counting mode operation, and tables 18.6 to 18.9 summarize the TRGCNT increment/decrement conditions.

Table 18.6 Increment/Decrement Conditions in Phase Counting Mode Operation Example 1 (TRGCNTCR = H'FF)

TRGCNTCR	Set Value	TCLKA	TCLKB	Operation
CNTEN7	1	Low level		Increment
CNTEN6	1		High level	
CNTEN5	1	High level		Decrement
CNTEN4	1		Low level	
CNTEN3	1		High level	Decrement
CNTEN2	1	Low level		
CNTEN1	1		Low level	Decrement
CNTEN0	1	High level		

[Legend]

 : Rising edge
 : Falling edge




Figure 18.13 Phase Counting Mode Operation Example 1 (TRGCNTCR = H'FF)

Table 18.7 Increment/Decrement Conditions in Phase Counting Mode Operation Example 2 (TRGCNTCR = H'24)

TRGCNTCR	Set Value	TCLKA	TCLKB	Operation
CNTEN7	0	Low level	↑	Don't care
CNTEN6	0	↑	High level	
CNTEN5	1	High level	↓	Increment
CNTEN4	0	↓	Low level	Don't care
CNTEN3	0	↓	High level	
CNTEN2	1	Low level	↓	Decrement
CNTEN1	0	↑	Low level	Don't care
CNTEN0	0	High level	↑	

[Legend]

↑ : Rising edge
↓ : Falling edge














Figure 18.14 Phase Counting Mode Operation Example 2 (TRGCNTCR = H'24)

Table 18.8 Increment/Decrement Conditions in Phase Counting Mode Operation Example 3 (TRGCNTCR = H'28)

TRGCNTCR	Set Value	TCLKA	TCLKB	Operation
CNTEN7	0	Low level		Don't care
CNTEN6	0		High level	
CNTEN5	1	High level		Increment
CNTEN4	0		Low level	Don't care
CNTEN3	1		High level	Decrement
CNTEN2	0	Low level		Don't care
CNTEN1	0		Low level	
CNTEN0	0	High level		

[Legend]

 : Rising edge
 : Falling edge














Figure 18.15 Phase Counting Mode Operation Example 3 (TRGCNTCR = H'28)

Table 18.9 Increment/Decrement Conditions in Phase Counting Mode Operation Example 4 (TRGCNTCR = H'5A)

TRGCNTCR	Set Value	TCLKA	TCLKB	Operation
CNTEN7	0	Low level		Don't care
CNTEN6	1		High level	Increment
CNTEN5	0	High level		Don't care
CNTEN4	1		Low level	Increment
CNTEN3	1		High level	Decrement
CNTEN2	0	Low level		Don't care
CNTEN1	1		Low level	Decrement
CNTEN0	0	High level		Don't care

[Legend]

 : Rising edge
 : Falling edge




Figure 18.16 Phase Counting Mode Operation Example 4 (TRGCNTCR = H'5A)

(3) Note on Phase Counting Mode

In phase counting mode, the phase difference and overlap between TCLKA and TCLKB must be at least $1.5 \times \phi$ cycle of the system clock when bits TPSC2 to TPSC0 in TRGCR = B'0XX or B'100, and the pulse width must be at least $3 \times \phi$ cycle. If B'110 is selected as the value, the phase difference and overlap must be at least $1.5 \times \phi 40$ cycles and the pulse width at least $3 \times \phi 40$ cycles. Figure 18.17 shows the input clock conditions in phase counting mode.




Figure 18.17 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

Note: When CNTEN7 to CNTEN0 in TRGCNTCR are cleared, the counting is not performed even if an increment/decrement condition matches.

18.3.4 Buffer Operation

Buffer operation differs depending on whether GR has been designated as a compare match register or an input capture register.

Table 18.10 shows the register combinations used in buffer operation.

Table 18.10 Register Combinations in Buffer Operation

General Register	Buffer Register
GRA	BRA
GRB	BRB

(1) When GR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the general register. This operation is illustrated in figure 18.18.




Figure 18.18 Compare Match Buffer Operation

(2) When GR is an input capture register

When input capture occurs, the value in TRGCNT is transferred to GR and the value previously held in the general register is transferred to the buffer register. This operation is illustrated in figure 18.19.




Figure 18.19 Input Capture Buffer Operation

Figures 18.20 and 18.21 show the timings in buffer operation.




Figure 18.20 Buffer Operation Timing (Compare Match)




Figure 18.21 Buffer Operation Timing (Input Capture)

18.3.5 Operation through an Event Link

Using the event link controller (ELC), timer RG can be made to operate in the following ways in relation to events occurring in other modules.

(1) Staring Counter Operation

The start of counting operations by timer RG can be selected by ELOPC of the ELC. When the event specified by ELSR8 occur, the STR bit in TRGMDR is set to 1, which starts counting by timer RG. However, if the specified event occurs when the STR bit has already been set to 1, the event is not effective.

(2) Counting Event

The counting of events by timer RG can be selected by ELOPC of the ELC. When the event specified in ELSR8 occurs, event counter operation proceeds with that event as the source to drive counting, regardless of the setting of TPSC[2:0] bits in TRGCR and the STR bit in TRGMDR. When the value of the counter is read, the value read out is the actual number of input events.

(3) Input Capture

Input capture operation of timer RG can be selected by ELOPC of the ELC. When the event specified in ELSR8 occurs, GRB captures the value of TRGCNT. When input capture operation initiated by an event link is in use, set IOB[2:0] = b'101 in the TRGIOR register of timer RG, set the STR bit in TRGMDR, and then start the counter. Since input on the TGIOB pin becomes valid at the same time, fix the input to the TGIOB pin or take other measures such as not allocating the TGIOB pin to the port in the PMC, etc.

18.3.6 Digital Filtering Function for Input Capture Inputs

Input signals on the TGIOA and TGIOB pins can be input via the digital filters. The digital filter includes three latches connected in series and a matching detecting circuit. The input signals on the TGIOA and TGIOB pins are operated on the sampling clock specified by the DFCK1 and DFCK0 bits in TRGMDR. When outputs of the three latches match, the matching detecting circuit outputs the signal level of the input. Otherwise, the output remains unchanged. That is, when a pulse width is equal to or greater than three sampling clock cycles, the pulse is input as a signal. When a pulse width is less than three sampling clock cycles, the pulse is considered as a noise to be removed.




Figure 18.22 Block Diagram of Digital Filter

18.4 Usage Note

18.4.1 Restrictions on Access to Registers when Internal $\phi 40$ Clock is Selected as Counter Clock

When the internal $\phi 40$ clock is selected as the counter clock (the TPSC[2:0] bits in TRGCR = 110), if any register of timer RG is to be read immediately after writing to another register in a given module, proceed with reading after having executed one NOP instruction.




Figure 18.23 Example of Flow for Reading Immediately after Writing to a Register

Section 19 8-Bit Timers (TMR)

This LSI has an on-chip 8-bit timer module that comprises two 8-bit counter channels. The 8-bit timer module can be used to generate counter resets and interrupt requests in response to a compare-match signal for either of two registers, and the baud-rate clock for SCI3_X.

Figure 19.1 shows a block diagram of the 8-bit timer module.

19.1 Features

- Selection of seven clock sources
An internal clock (ϕ , $\phi/2$, $\phi/8$, $\phi/32$, $\phi/64$, $\phi/1024$, or $\phi/8192$) can be selected.
- Selection of two ways to clear the counters
The counters can be cleared on compare match A or B.
- Cascading of two channels
Operation as a 16-bit timer is possible, using TMR_0 for the upper 8 bits and TMR_1 for the lower 8 bits (16-bit count mode).
TMR_1 can be used to count TMR_0 compare matches (compare match count mode).
- Two interrupt sources: compare match A, compare match B
- Capable of generating baud rate clock for SCI3_X.
For details, see section 21, Serial Communication Interface 3 (SCI3, IrDA).
- Module standby function





Figure 19.1 Block Diagram of 8-Bit Timer Module

19.2 Register Descriptions

The TMR has the following registers.


- Channel 0 (TMR_0):
 - Timer counter_0 (TCNT_0)
 - Time constant register A_0 (TCORA_0)
 - Time constant register B_0 (TCORB_0)
 - Timer control register_0 (TCR_0)
 - Timer counter control register_0 (TCCR_0)
 - Timer control/status register_0 (TCSR_0)
- Channel 1 (TMR_1):
 - Timer counter_1 (TCNT_1)
 - Time constant register A_1 (TCORA_1)
 - Time constant register B_1 (TCORB_1)
 - Timer control register_1 (TCR_1)
 - Timer counter control register_1 (TCCR_1)
 - Timer control/status register_1 (TCSR_1)

19.2.1 Timer Counter (TCNT)




TCNT is an 8-bit readable/writable up-counter. TCNT_0 and TCNT_1 comprise a single 16-bit register so they can be accessed together by a word transfer instruction. The CKS[2:0] bits in TCR and the ICKS[1:0] bits in TCCR are used to select a clock. TCNT can be cleared by a compare match A signal or compare match B signal. Which signal to be used for clearing is selected by the CCLR[1:0] bits in TCR. TCNT is initialized to H'00.

19.2.2 Time Constant Register A (TCORA)



TCORA is an 8-bit readable/writable register. TCORA_0 and TCORA_1 comprise a single 16-bit register so they can be accessed together by a word transfer instruction. The value in TCORA is continually compared with the value in TCNT. When a match is detected, the corresponding CMFA flag in TCSR is set to 1. Note however that comparison is disabled during the T2 state of a TCORA write cycle. Furthermore, the related compare-match signal (compare match A) and setting of the OS[1:0] bits in TCSR can control timer outputs from TMO0 and TMO1. TCORA is initialized to H'FF.

19.2.3 Time Constant Register B (TCORB)



TCORB is an 8-bit readable/writable register. TCORB_0 and TCORB_1 comprise a single 16-bit register so they can be accessed together by a word transfer instruction. TCORB is continually compared with the value in TCNT. When a match is detected, the corresponding CMFB flag in TCSR is set to 1. Note however that comparison is disabled during the T2 state of a TCORB write cycle. Furthermore, the related compare-match signal (compare match B) and setting of the OS[3:2] bits in TCSR can control timer outputs from TMO0 and TMO1. TCORB is initialized to H'FF.

19.2.4 Timer Control Register (TCR)

TCR selects the TCNT clock source and the condition for clearing TCNT, and enables/disables interrupt requests.

Addresses: H'FF0790,H'FF0791

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	CMIEB	CMIEA	—	CCLR[1:0]		CKS[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	CMIEB	Compare match interrupt enable B	Selects whether CMFB interrupt requests (CMIB) are enabled or disabled when the CMFB flag in TCSR is set to 1. * 0: CMFB interrupt requests (CMIB) are disabled 1: CMFB interrupt requests (CMIB) are enabled	R/W
6	CMIEA	Compare match interrupt enable A	Selects whether CMFA interrupt requests (CMIA) are enabled or disabled when the CMFA flag in TCSR is set to 1. * 0: CMFA interrupt requests (CMIO) are disabled 1: CMFA interrupt requests (CMIO) are enabled	R/W
5	—	Reserved	This bit is read as 0. The write value should be 0.	—
4, 3	CCLR[1:0]	Counter clear 1 and 0	These bits select the method by which TCNT is cleared. 00: Clearing is disabled 01: Cleared by compare match A 10: Cleared by compare match B 11: Setting prohibited	R/W
2 to 0	CKS[2:0]	Clock select 2 to 0	These bits select the clock input to TCNT and count condition. See table 19.1.	R/W

Note: * One interrupt signal is used for CMIEB or CMIEA. For details, see section 4.4, Interrupt Exception Handling Vector Table.

19.2.5 Timer Counter Control Register (TCCR)

TCCR selects and controls the TCNT internal clock source.

Addresses: H'FF079A,H'FF079B

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	ICKS[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7 to 2	—	Reserved	These bits are read as 0. The write value should be 0.	—
1, 0	ICKS[1:0]	Internal clock select 1 and 0	These bits in combination with bits CKS[2:0] in TCR select the internal clock. See table 19.1.	R/W

Table 19.1 Clock Input to TCNT and Count Condition

Channel	TCR			TCCR		Description
	Bit 2 CKS2	Bit 1 CKS1	Bit 0 CKS0	Bit 1 ICKS1	Bit 0 ICKS0	
TMR_0	0	0	0	X	X	Clock input prohibited
	0	0	1	0	0	Uses internal clock. Counts at rising edge of $\phi/8$.
				0	1	Uses internal clock. Counts at rising edge of $\phi/2$.
				1	0	Uses internal clock. Counts at falling edge of $\phi/8$.
				1	1	Uses internal clock. Counts at falling edge of $\phi/2$.
	0	1	0	0	0	Uses internal clock. Counts at rising edge of $\phi/64$.
				0	1	Uses internal clock. Counts at rising edge of $\phi/32$.
				1	0	Uses internal clock. Counts at falling edge of $\phi/64$.
				1	1	Uses internal clock. Counts at falling edge of $\phi/32$.
	0	1	1	0	0	Uses internal clock. Counts at rising edge of $\phi/8192$.
				0	1	Uses internal clock. Counts at rising edge of $\phi/1024$.
				1	0	Uses internal clock. Counts at rising edge of ϕ .
				1	1	Uses internal clock. Counts at falling edge of $\phi/1024$.
	1	0	0	X	X	Counts at TCNT_1 overflow signal*.
	TMR_1	0	0	0	X	X
0		0	1	0	0	Uses internal clock. Counts at rising edge of $\phi/8$.
				0	1	Uses internal clock. Counts at rising edge of $\phi/2$.
				1	0	Uses internal clock. Counts at falling edge of $\phi/8$.
				1	1	Uses internal clock. Counts at falling edge of $\phi/2$.
0		1	0	0	0	Uses internal clock. Counts at rising edge of $\phi/64$.
				0	1	Uses internal clock. Counts at rising edge of $\phi/32$.
				1	0	Uses internal clock. Counts at falling edge of $\phi/64$.
				1	1	Uses internal clock. Counts at falling edge of $\phi/32$.
0		1	1	0	0	Uses internal clock. Counts at rising edge of $\phi/8192$.
				0	1	Uses internal clock. Counts at rising edge of $\phi/1024$.
				1	0	Uses internal clock. Counts at rising edge of ϕ .
				1	1	Uses internal clock. Counts at falling edge of $\phi/1024$.
1		0	0	X	X	Counts at TCNT_0 compare match A*.
Common		1	0	1	X	X
	1	1	0	X	X	Setting prohibited
	1	1	1	X	X	Setting prohibited

[Legend]

x: Don't care.

Note: * If the clock input of channel 0 is the TCNT_1 overflow signal and that of channel 1 is the TCNT_0 compare match signal, no incrementing clock is generated. Do not use this setting.

19.2.6 Timer Control/Status Register (TCSR)

TCSR displays status flags, and controls compare match output.

- TCSR_0

Address: H'FF0792

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	CMFB	CMFA	—	—	OS[3:2]		OS[1:0]	

Value after reset: 0 0 0 0 0 0 0 0

- TCSR_1

Address: H'FF0793

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	CMFB	CMFA	—	—	OS[3:2]		OS[1:0]	

Value after reset: 0 0 0 1 0 0 0 0

- TCSR_0

Bit	Symbol	Bit Name	Description	R/W
7	CMFB	Compare match flag B	<p>[Setting condition]</p> <ul style="list-style-type: none"> • When TCNT matches TCORB <p>[Clearing condition]</p> <ul style="list-style-type: none"> • When writing 0 after reading CMFB = 1 (When the CPU is used to clear this flag by writing 0 while the corresponding interrupt is enabled, be sure to read the flag after writing 0 to it.) 	R/(W)* ¹
6	CMFA	Compare match flag A	<p>[Setting condition]</p> <ul style="list-style-type: none"> • When TCNT matches TCORA <p>[Clearing condition]</p> <ul style="list-style-type: none"> • When writing 0 after reading CMFA = 1 (When the CPU is used to clear this flag by writing 0 while the corresponding interrupt is enabled, be sure to read the flag after writing 0 to it.) 	R/(W)* ¹

Bit	Symbol	Bit Name	Description	R/W
5, 4	—	Reserved	These bits are read as 0. The write value should be 0.	—
3, 2	OS[3:2]	Output select 3 and 2 ^{*2}	These bits select a method of TMO0 pin output when compare match B of TCORB and TCNT occurs. 00: No change when compare match B occurs 01: 0 is output when compare match B occurs 10: 1 is output when compare match B occurs 11: Output is inverted when compare match B occurs (toggle output)	R/W
1, 0	OS[1:0]	Output select 1 and 0 ^{*2}	These bits select a method of TMO0 pin output when compare match A of TCORA and TCNT occurs. 00: No change when compare match A occurs 01: 0 is output when compare match A occurs 10: 1 is output when compare match A occurs 11: Output is inverted when compare match A occurs (toggle output)	R/W

- Notes: 1. Only 0 can be written to bits 7 to 6, to clear these flags.
2. Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 until the first compare match occurs after a reset.

- TCSR_1

Bit	Symbol	Bit Name	Description	R/W
7	CMFB	Compare match flag B	[Setting condition] • When TCNT matches TCORB [Clearing condition] • When writing 0 after reading CMFB = 1 (When the CPU is used to clear this flag by writing 0 while the corresponding interrupt is enabled, be sure to read the flag after writing 0 to it.)	R/(W)* ¹

Bit	Symbol	Bit Name	Description	R/W
6	CMFA	Compare match flag A	<p>[Setting condition]</p> <ul style="list-style-type: none"> When TCNT matches TCORA <p>[Clearing condition]</p> <ul style="list-style-type: none"> When writing 0 after reading CMFA = 1 (When the CPU is used to clear this flag by writing 0 while the corresponding interrupt is enabled, be sure to read the flag after writing 0 to it.) 	R/(W)* ¹
5	—	Reserved	This bit is read as 0. The write value should be 0.	—
4	—	Reserved	This bit is read as 1. The write value should be 1.	—
3, 2	OS[3:2]	Output select 3 and 2* ²	<p>These bits select a method of TMO1 pin output when compare match B of TCORB and TCNT occurs.</p> <p>00: No change when compare match B occurs 01: 0 is output when compare match B occurs 10: 1 is output when compare match B occurs 11: Output is inverted when compare match B occurs (toggle output)</p>	R/W
1, 0	OS[1:0]	Output select 1 and 0* ²	<p>These bits select a method of TMO1 pin output when compare match A of TCORA and TCNT occurs.</p> <p>00: No change when compare match A occurs 01: 0 is output when compare match A occurs 10: 1 is output when compare match A occurs 11: Output is inverted when compare match A occurs (toggle output)</p>	R/W

- Notes:
- Only 0 can be written to bits 7 to 6, to clear these flags.
 - Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 until the first compare match occurs after a reset.

19.3 Operation Timing

19.3.1 Pulse Output

Figure 19.2 shows an example of the 8-bit timer being used to generate a pulse output with a desired duty cycle. The control bits are set as follows:

1. Set the bits CCLR[1:0] in TCR to B'01 so that TCNT is cleared at a TCORA compare match.
2. Set the bits OS[3:2] in TCSR to B'01 and the bits OS[1:0] to B'10, causing the output to change to 1 at a TCORA compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a cycle determined by TCORA with a pulse width determined by TCORB. No software intervention is required. The timer output is 0 until the first compare match occurs after a reset.




Figure 19.2 Example of Pulse Output

19.3.2 TCNT Count Timing

Figure 19.3 shows the TCNT count timing for internal clock input.




Figure 19.3 Count Timing for Internal Clock Input

19.3.3 Timing of CMFA and CMFB Setting at Compare Match

The CMFA and CMFB flags in TCSR are set to 1 by a compare match signal generated when the TCOR and TCNT values match. The compare match signal is generated at the last state in which the match is true, just before the timer counter is updated. Therefore, when the TCOR and TCNT values match, the compare match signal is not generated until the next TCNT clock input. Figure 19.4 shows this timing.




Figure 19.4 Timing of CMF Setting at Compare Match

19.3.4 Timing of Timer Output at Compare Match

When a compare match signal is generated, the timer output changes as specified by the bits OS[3:2] and OS[1:0] in TCSR. Figure 19.5 shows the timing when the timer output is toggled by the compare match A signal.




Figure 19.5 Timing of Toggled Timer Output at Compare Match A

19.3.5 Timing of Counter Clear by Compare Match

TCNT is cleared when compare match A or B occurs, depending on the settings of the bits CCLR[1:0] in TCR. Figure 19.6 shows the timing of this operation.




Figure 19.6 Timing of Counter Clear by Compare Match

19.4 Operation with Cascaded Connection

If the bits CKS[2:0] in either TCR_0 or TCR_1 are set to B'100, the 8-bit timers of the two channels are cascaded. With this configuration, a single 16-bit timer could be used (16-bit count mode) or compare matches of the 8-bit channel 0 could be counted by the timer of channel 1 (compare match count mode).

19.4.1 16-Bit Count Mode

When the bits CKS[2:0] in TCR_0 are set to B'100, the timer functions as a single 16-bit timer with channel 0 occupying the upper 8 bits and channel 1 occupying the lower 8 bits.

(1) Setting of Compare Match Flags

- The CMF flag in TCSR_0 is set to 1 when a 16-bit compare match event occurs.
- The CMF flag in TCSR_1 is set to 1 when a lower 8-bit compare match event occurs.

(2) Counter Clear Specification

- If the CCLR[1:0] bits in TCR_0 have been set for counter clear at compare match, the 16-bit counter (TCNT_0 and TCNT_1 together) is cleared when a 16-bit compare match event occurs.
- The settings of the CCLR[1:0] bits in TCR_1 are ignored. The lower 8 bits cannot be cleared independently.

(3) Timer Output

- TMO0 output as selected by the settings of the OS[3:2] and OS[1:0] bits in TCSR_0 is produced by matching with the 16-bit compare-match condition for the combined counter.
- TMO1 output as selected by the settings of the OS[3:2] and OS[1:0] bits in TCSR_1 is produced by matching with the 8 lower-order bits of the compare-match condition for the combined counter.

19.4.2 Compare Match Count Mode

When the bits CKS[2:0] in TCR_1 are set to B'100, TCNT_1 counts compare match A for channel 0. Channels 0 and 1 are controlled independently. Conditions such as setting of the CMF flag, generation of interrupts, output from TMO0 and TMO1, and counter clear are in accordance with the settings for each channel.

19.5 Interrupt Sources

19.5.1 Interrupt Sources and DTC Activation

There are two interrupt sources for the 8-bit timer (TMR_0 or TMR_1): CMIA, CMIB. The interrupt signal is CMI only. The interrupt sources are shown in table 19.2.

When enabling or disabling is set by the interrupt enable bit in TCR or TCSR, and when either CMIA or CMIB interrupt source is generated, CMI is sent to the interrupt controller.

To verify which interrupt source is generated, confirm by checking each flag in TCSR. No overflow-related interrupt signal exists. DTC cannot be activated by this interrupt.

Table 19.2 8-Bit Timer (TMR_0 or TMR_1) Interrupt Sources

Signal Name	Name	Interrupt Source	Interrupt Flag	DTC Activation	Priority
CMI0	CMIA0	TCORA_0 compare match	CMFA	Not possible	—
	CMIB0	TCORB_0 compare match	CMFB		
CMI1	CMIA1	TCORA_1 compare match	CMFA	Not possible	—
	CMIB1	TCORB_1 compare match	CMFB		

19.6 Usage Notes

19.6.1 Notes on Setting Cycle

If the compare match is selected for counter clear, TCNT is cleared at the last state in the cycle in which the values of TCNT and TCOR match. TCNT updates the counter value at this last state. Therefore, the counter frequency is obtained by the following formula.

$$f = \phi / (N + 1)$$

f: Counter frequency
 ϕ : Operating frequency
N: TCOR value

19.6.2 Conflict between TCNT Write and Counter Clear

If a counter clear signal is generated during the T_2 state of a TCNT write cycle, the clear takes priority and the write is not performed as shown in figure 19.7.




Figure 19.7 Conflict between TCNT Write and Clear

19.6.3 Conflict between TCNT Write and Increment

If a TCNT input clock pulse is generated during the T_2 state of a TCNT write cycle, the write takes priority and the counter is not incremented as shown in figure 19.8.




Figure 19.8 Conflict between TCNT Write and Increment

19.6.4 Conflict between TCOR Write and Compare Match

If a compare match event occurs during the T_2 state of a TCOR write cycle, the TCOR write takes priority and the compare match signal is inhibited as shown in figure 19.9.




Figure 19.9 Conflict between TCOR Write and Compare Match

19.6.5 Conflict between Compare Matches A and B

If compare match events A and B occur at the same time, the 8-bit timer operates in accordance with the priorities for the output statuses set for compare match A and compare match B, as shown in table 19.3.

Table 19.3 Timer Output Priorities

Output Setting	Priority
Toggle output	High
1-output	↑
0-output	
No change	Low

19.6.6 Switching of Internal Clocks and TCNT Operation

TCNT may be incremented erroneously depending on when the internal clock is switched. Table 19.4 shows the relationship between the timing at which the internal clock is switched (by writing to the bits CKS[1:0]) and the TCNT operation.

When the TCNT clock is generated from an internal clock, the rising or falling edge of the internal clock pulse are always monitored. Table 19.4 assumes that the falling edge is selected. If the signal levels of the clocks before and after switching change from high to low as shown in item 3, the change is considered as the falling edge. Therefore, a TCNT clock pulse is generated and TCNT is incremented. This is similar to when the rising edge is selected.

The erroneous increment of TCNT can also happen when switching between rising and falling edges of the internal clock, and when switching between internal and external clocks.

Table 19.4 Switching of Internal Clock and TCNT Operation

No.	Timing to Change CKS[1:0] Bits	TCNT Clock Operation
1	Switching from low to low* ¹	
2	Switching from low to high* ²	
3	Switching from high to low* ³	
4	Switching from high to high	

Notes: 1. Includes switching from low to stop, and from stop to low.

2. Includes switching from stop to high.

3. Includes switching from high to stop.

4. Generated because the change of the signal levels is considered as a falling edge; TCNT is incremented.

19.6.7 Mode Setting with Cascaded Connection

If 16-bit count mode and compare match count mode are specified at the same time, input clocks for TCNT_0 and TCNT_1 are not generated, and the counter stops. Do not specify 16-bit count mode and compare match count mode simultaneously.

19.6.8 Module Standby Function Setting

Operation of the TMR can be disabled or enabled using the module standby control register. The initial setting is for operation of the TMR to be halted. Register access is enabled by clearing the module standby state. For details, see section 6, Power-Down Modes.

19.6.9 Interrupts in Module Standby State

If the module standby state is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source. Interrupts should therefore be disabled before entering the module standby state.

Section 20 Watchdog Timer (WDT)

The watchdog timer (WDT) is an 8-bit timer that can generate an internal reset signal for this LSI if a system crash prevents the CPU from writing to the timer counter, thus allowing it to overflow.

The block diagram of the watchdog timer is shown in figure 20.1.




Figure 20.1 Block Diagram of Watchdog Timer

20.1 Features

- Selectable from fifteen clock sources
 - Eight clocks generated by dividing ϕ : $\phi/64$, $\phi/128$, $\phi/256$, $\phi/512$, $\phi/1024$, $\phi/2048$, $\phi/4096$, and $\phi/8192$
 - Five clocks generated by dividing WDT-dedicated low-speed OCO clock: $\phi_{wloco}/8$, $\phi_{wloco}/32$, $\phi_{wloco}/128$, $\phi_{wloco}/512$, and $\phi_{wloco}/1024$
 - Two clocks generated by dividing subclock: $\phi_{sub}/4$ and $\phi_{sub}/256$

When the WDT-dedicated low-speed OCO clock or subclock is selected, the WDT operates as the watchdog timer in any operating mode.

- Reset signal generated on counter overflow
 - An overflow period of 1 to 256 times the selected clock can be set.
- The watchdog timer is enabled in the initial state.
 - The watchdog timer starts operating after a reset is released.
- Periodic timer function
 - The timer counter can also be used as a periodic timer. Interrupts can be generated with a specific count value.

20.2 Register Descriptions

The watchdog timer has the following registers.

- Timer control/status register WD (TCSRWD)
- Timer counter WD (TCWD)
- Timer mode register WD (TMWD)
- Timer interrupt control register WD (TICRWD)
- Timer interrupt flag register WD (TIFRWD)

20.2.1 Timer Control/Status Register WD (TCSRWD)

Address: H'FFFF9A

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	B6WI	TCWE	B4WI	TCSRWE	TMWLOCK	TMWI	—	—

Value after reset: 1 0 1 0 0 1 1 1


Bit	Symbol	Bit Name	Description	R/W
7	B6WI	Bit 6 write inhibit	0: Writing to the TCWE bit (bit 6 in this register) is enabled. 1: Writing to the TCWE bit (bit 6 in this register) is disabled. This bit is always read as 1.	R/W
6	TCWE	Timer counter WD write enable	0: Writing to the TCWD register is disabled. 1: Writing to the TCWD register is enabled. Before writing data to this bit, the B6WI bit must be cleared to 0.	R/W
5	B4WI	Bit 4 write inhibit	0: Writing to the TCSRWE bit (bit 4) is enabled. 1: Writing to the TCSRWE bit (bit 4) is disabled. This bit is always read as 1.	R/W
4	TCSRWE	Timer control/status register WD write enable	0: Writing to TMWLOCK and TMWI (bits 3 and 2 in this register) is disabled. 1: 0: Writing to TMWLOCK and TMWI (bits 3 and 2 in this register) is enabled. Before writing data to this bit, the B4WI bit must be cleared to 0.	R/W

Bit	Symbol	Bit Name	Description	R/W
3	TMWLOCK	Timer mode register WD lockdown	<p>TMWD register is write-protected when this bit is 1. Once this bit is set to 1, this bit can be cleared only by a reset.</p> <p>0: Writing to the TMWD register is enabled. 1: Writing to the TMWD register is disabled.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> When 1 is written to this bit <p>[Clearing condition]</p> <ul style="list-style-type: none"> Resetting 	R/W
2	TMWI	Timer mode register WD write inhibit	<p>0: Writing to the TMWD register is enabled. 1: Writing to the TMWD register is disabled.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> This bit is automatically set to 1 after TMWD is written to. When 1 is written to this bit. <p>[Clearing condition]</p> <ul style="list-style-type: none"> When 0 is written to TMWI while TCSRWE is 1 	R/W
1, 0	—	Reserved	These bits are read as 1. The write value should always be 1.	—

Note: TCSRWD must be rewritten by using the MOV instruction. The bit manipulation instruction cannot be used to change the setting value.

20.2.2 Timer Counter WD (TCWD)

Address: H'FFFF98




Value after reset: 0 0 0 0 0 0 0 0 0

TCWD is an 8-bit readable/writable up-counter. When TCWD overflows from H'FF to H'00, the internal reset signal is generated. TCWD is initialized to H'00. TCWD can also be used as a periodic timer. It issues an interrupt request to the CPU when the upper two bits in TCWD are B'01, B'10, or B'11 according to the TICRWD setting.

20.2.3 Timer Mode Register WD (TMWD)

Address: H'FFFF99



Value after reset: 1 1 1 1 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 4	—	Reserved	These bits are read as 1. The write value should always be 1.	—
3 to 0	CKS[3:0]	Clock select	0000: Internal clock: counts on $\phi_{wloc0}/8$ (initial value) 0001: Internal clock: counts on $\phi_{wloc0}/32$ 0010: Internal clock: counts on $\phi_{wloc0}/128$ 0011: Internal clock: counts on $\phi_{wloc0}/512$ 0100: Internal clock: counts on $\phi_{wloc0}/1024$ 0101: Internal clock: counts on sub/4 0110: Internal clock: counts on $\phi_{sub}/256$ 0111: Clock input prohibited. 1000: Internal clock: counts on $\phi/64$ 1001: Internal clock: counts on $\phi/128$ 1010: Internal clock: counts on $\phi/256$ 1011: Internal clock: counts on $\phi/512$ 1100: Internal clock: counts on $\phi/1024$ 1101: Internal clock: counts on $\phi/2048$ 1110: Internal clock: counts on $\phi/4096$ 1111: Internal clock: counts on $\phi/8192$	R/W

Note: Only write values to this register while the bus master operation clock ϕ_s is not being frequency-divided (the value of the PHIS[2:0] bits in LPCR3 is B'000).

- CKS[3:0] bits (clock select)

The method by which this register is written differs from other registers. The register must be written by using the MOV instruction twice in succession. First, write the data to be loaded to TMWD in a first operation, then write a bit reversal value of the data (b3 to b0) to be loaded in a second operation. When correct operation is executed, CKS[3:0] bits are rewritten after the second write. If the first data and the second reversal data do not match, all bits are not modified. Set CKS[3:0] bits to B'0111 (clock input prohibited) to stop WDT operation.

20.2.4 Timer Interrupt Control Register WD (TICRWD)

Address: H'FFFF9B

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	INTSEL[1:0]	IWIE	—	—	—	—	—	—

Value after reset: 1 1 0 1 1 1 1 1 1

Bit	Symbol	Bit Name	Description	R/W
7, 6	INTSEL[1:0]	WDT periodic interrupt condition select	00: Setting prohibited 01: An interrupt is generated when the upper two bits in TCWD is B'01. 10: An interrupt is generated when the upper two bits in TCWD is B'10. 11: An interrupt is generated when the upper two bits in TCWD is B'11. (Initial value)	R/W
5	IWIE	WDT periodic interrupt enable	0: Periodic interrupt request is disabled. 1: Periodic interrupt request is enabled.	R/W
4 to 0	—	Reserved	These bits are read as 1. The write value should always be 1.	—

20.2.5 Timer Interrupt Flag Register WD (TIFRWD)

Address: H'FFFF9C

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	IWF	—	—	—	—	—	—	—

Value after reset: 0 1 1 1 1 1 1 1

Bit	Symbol	Bit Name	Description	R/W
7	IWF	WDT periodic interrupt request flag	0: No periodic interrupt request 1: Periodic interrupt request is generated. [Setting condition] <ul style="list-style-type: none"> When the upper two bits in the timer counter WD agree with the value set by the INTSEL[1:0] bits in TCRWD. [Clearing condition] <ul style="list-style-type: none"> When 0 is written to IWF after reading IWF = 1. 	R/W
6 to 0	—	Reserved	These bits are read as 1. The write value should always be 1.	—

20.3 Operation

20.3.1 Watchdog Timer Overflow Reset

The watchdog timer is provided with an 8-bit counter. After a reset is released, TCWD starts counting up. When the TCWD count value overflows H'FF, an internal reset signal is generated. Since TCWD is a writable counter, it starts counting from the value set in TCWD. An overflow period in the range of 1 to 256 input clock cycles can therefore be set, according to the TCWD set value.

When the watchdog timer is not used, write 0 simultaneously to TMWLOCK and TMWI in TCSRWD while the TCSRWE bit is 1 and set CKS[3:0] in TMWD to B'0111 (clock input prohibited).

Figure 20.2 shows an example of watchdog timer operation.




Figure 20.2 Watchdog Timer Operation Example

20.3.2 Watchdog Timer Setting Flow

The watchdog timer should be set using the procedure shown in figure 20.3.




Figure 20.3 Watchdog Timer Setting Flow

20.3.3 Watchdog Timer Periodic Interrupt

When the INTSEL[1:0] bits in TCRWD are set and the timer WD counter reaches the set value, the IWF bit in TIFRWD is set to 1. At this time, if the IWIE bit in TCRWD is 1, an interrupt request is generated. Figure 20.4 shows the interrupt generation timing when INTSEL is B'01.




Figure 20.4 Periodic Interrupt Generation Timing (INTSEL = B'01)

20.4 Usage Notes

20.4.1 Notes on System Design

While the watchdog timer is a useful function that restores the LSI to normal condition if the system runs erratically for some reason, the watchdog timer may fail to be reset properly in situations such as the perpetuation of an endless loop in a specific programming routine in which a counter setting operation is executed. Also, there is a possibility of the watchdog timer not being reset properly despite an erratic system condition if an interrupt is enabled and a counter value is set within the interrupt processing.

These notes should be taken into consideration in the system design phases.

20.4.2 Notes on Stopping the Watchdog Timer or Switching the Clock Source

The MSTWDT bit in MSTCR1 is set to 1 after release from a reset, but the watchdog timer will operate since $\phi wloco/8$ is selected as the clock source. (and, since the WDT is in module standby mode, access to the registers is disabled). To stop the watchdog timer or switch the clock source, proceed after releasing the WDT from module standby by clearing the MSTWDT bit in MSTCR1 to 0.

Section 21 Serial Communication Interface 3 (SCI3, IrDA)

This LSI includes a serial communication interface 3 (SCI3), which has three independent channels. The SCI3 can handle both asynchronous and clocked synchronous serial communication. In asynchronous mode, serial data communication can be carried out using standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or an Asynchronous Communications Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function).

The SCI3_2 module is capable of receiving and transmitting the waveforms for IrDA communications in accord with version 1.0 of the IrDA (Infrared Data Association) standard.

Table 21.1 shows the SCI3 channel configuration and figure 21.1 shows a block diagram of the SCI3. Since the basic functions are identical for each of the three interfaces (SCI3, SCI3_2, and SCI3_X), separate explanations are not given in this section, except for supplementary explanations as required.

21.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception.

- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock source.
- Six interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, and parity error. The DTC can be activated by the transmit-data-empty interrupt and receive-data-full interrupt sources.

Asynchronous mode

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors

- Break detection: Break can be detected by reading the RXD pin level directly in the case of a framing error
- Enables transfer rate clock input from the TMR. (SCI3_X only)
- Average transfer rate generator (SCI3_X only)
 - 8-MHz operation: 460.784 kbps can be selected.
 - 10.667-MHz operation: 115.152 kbps or 460.606 kbps can be selected.
 - 12-MHz operation: 230.263 kbps or 460.526 kbps can be selected.
 - 16-MHz operation: 115.196 kbps or 460.784 kbps can be selected.

Clocked synchronous mode

- Data length: 8 bits
- Receive error detection: Overrun errors

Table 21.1 Channel Configuration

Channel	Abbreviation	Pin	Register	Register Address	Noise Canceler
Channel 1	SCI3* ¹	SCK3 RXD TXD	SMR	H'FF0550	Available
			BRR	H'FF0551	
			SCR3	H'FF0552	
			TDR	H'FF0553	
			SSR	H'FF0554	
			RDR	H'FF0555	
			RSR	—	
			TSR	—	
			SPMR	H'FF0556	
Channel 2	SCI3_2* ²	SCK3_2 RXD_2/IrRxD TXD_2/IrTxD	SMR_2	H'FF0558	Available
			BRR_2	H'FF0559	
			SCR3_2	H'FF055A	
			TDR_2	H'FF055B	
			SSR_2	H'FF055C	
			RDR_2	H'FF055D	
			RSR_2	—	
			TSR_2	—	
			SPMR_2	H'FF055E	
			IrCR	H'FF05DE	

Channel	Abbreviation	Pin	Register	Register Address	Noise Canceler
Channel X	SCI3_X* ³	SCK3_X RXD_X TXD_X	SMR_X	H'FF0560	Available
			BRR_X	H'FF0561	
			SCR3_X	H'FF0562	
			TDR_X	H'FF0563	
			SSR_X	H'FF0564	
			RDR_X	H'FF0565	
			RSR_X	—	
			TSR_X	—	
			SPMR_X	H'FF0566	
			SEMR	H'FF07A8	

- Notes:
1. Channel 1 of the SCI3 is used in on-board programming mode by boot mode.
 2. SCI3_2 provides IrDA (Infrared Data Association) communication waveform transmission/reception according IrDA standard version 1.0.
 3. SCI3_X has an average transfer rate generator.




Figure 21.1 Block Diagram of SCI3 (1)




Figure 21.1 Block Diagram of SCI3_2 (2)




Figure 21.1 Block Diagram of SCI3_X (3)

Table 21.2 shows the SCI3 pin configuration.

Table 21.2 Pin Configuration

Channel	Pin Name	I/O	Function
1	SCK3	I/O	Clock input/output for channel 1
	RXD	Input	Receive data input for channel 1
	TXD	Output	Transmit data output for channel 1
2	SCK3_2	I/O	Clock input/output for channel 2
	RXD_2/IrRxD	Input	Receive data input for channel 2/IrDA receive data input
	TXD_2/IrTxD	Output	Transmit data output for channel 2/IrDA transmit data output
X	SCK3_X	I/O	Clock input/output for channel X
	RXD_X	Input	Receive data input for channel X
	TXD_X	Output	Transmit data output for channel X

21.2 Register Descriptions

The SCI3 has the following registers.

Channel 1

- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit shift register (TSR)
- Transmit data register (TDR)
- Serial mode register (SMR)
- Serial control register 3 (SCR3)
- Serial status register (SSR)
- Bit rate register (BRR)
- Sampling mode register (SPMR)

Channel 2

- Receive shift register_2 (RSR_2)
- Receive data register_2 (RDR_2)
- Transmit shift register_2 (TSR_2)
- Transmit data register_2 (TDR_2)
- Serial mode register_2 (SMR_2)
- Serial control register 3_2 (SCR3_2)
- Serial status register_2 (SSR_2)
- Bit rate register_2 (BRR_2)
- Sampling mode register_2 (SPMR_2)
- IrDA control register (IrCR)

Channel X


- Receive shift register_X (RSR_X)
- Receive data register_X (RDR_X)
- Transmit shift register_X (TSR_X)
- Transmit data register_X (TDR_X)
- Serial mode register_X (SMR_X)
- Serial control register 3_X (SCR3_X)
- Serial status register_X (SSR_X)
- Bit rate register_X (BRR_X)
- Sampling mode register_X (SPMR_X)
- Serial extended mode register (SEMR)

21.2.1 Receive Shift Register (RSR)




RSR is a shift register that is used to receive serial data input from the RXD pin and convert it into parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

21.2.2 Receive Data Register (RDR)



RDR is an 8-bit register that stores received data. When the SCI3 has received one frame of data, it transfers the received data from RSR to RDR, where it is stored. After this, RSR is receive-enabled. As RSR and RDR function as a double buffer in this way, continuous receive operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR only once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

21.2.3 Transmit Shift Register (TSR)



TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI3 first transfers transmit data from TDR to TSR automatically, then sends the data that starts from the LSB to the TXD pin. TSR cannot be directly accessed by the CPU.

21.2.4 Transmit Data Register (TDR)

Address: H'FF0553, H'FF055B, H'FF0563

Bit:	b7	b6	b5	b4	b3	b2	b1	b0

Value after reset: 1 1 1 1 1 1 1 1 1

TDR is an 8-bit register that stores data for transmission. When the SCI3 detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The double-buffered structure of TDR and TSR enables continuous transmission. If the next transmit data has already been written to TDR during transmission of one-frame data, the SCI3 transfers the written data to TSR to continue transmission. To achieve reliable serial transmission, write transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TDR is initialized to H'FF.

21.2.5 Serial Mode Register (SMR)

Address: H'FF0550, H'FF0558, H'FF0560

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	COM	CHR	PE	PM	STOP	MP	CKS[1:0]	

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	COM	Communication mode	0: Asynchronous mode 1: Clocked synchronous mode	R/W
6	CHR	Character length	(Enabled only in asynchronous mode) 0: Selects 8 bits as the data length. 1: Selects 7 bits as the data length.	R/W
5	PE	Parity enable	(Enabled only in asynchronous mode) 0: Parity bit addition and parity check are disabled. 1: The parity bit is added in transmission and the parity bit is checked in reception.	R/W

Bit	Symbol	Bit Name	Description	R/W
4	PM	Parity mode	(Enabled only when the PE bit is 1 in asynchronous mode) 0: Selects even parity. 1: Selects odd parity.	R/W
3	STOP	Stop bit length	(Enabled only in asynchronous mode) 0: 1 stop bit 1: 2 stop bits	R/W
2	MP	Multiprocessor mode	0: The multiprocessor communication function is disabled. 1: The multiprocessor communication function is enabled* ²	R/W
1, 0	CKS[1:0]	Clock select 0 and 1	00: ϕ clock (n = 0) 01: $\phi/4$ clock (n = 1) 10: $\phi/14$ clock (n = 2) 11: $\phi/64$ clock (n = 3)	R/W

Notes: 1. The SMR value is retained when (module) standby mode is entered.
2. In clocked synchronous mode, clear this bit to 0.

- STOP bit (stop bit length)
Selects the stop bit length in transmission. For reception, only the first stop bit is checked, regardless of the value in the bit. If the second stop bit is 0, it is treated as the start bit of the next transmit character.
- MP bit (multiprocessor mode)
When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and PM bit settings are invalid in multiprocessor mode.

Note: In clocked synchronous mode, clear this bit to 0.

- CKS[1:0] bits (clock select 1, 0)
These bits select the clock source for the baud rate generator.
For the relationship between the bit rate register setting and the baud rate, see section 21.2.8, Bit Rate Register (BRR). n is the decimal representation of the value of n in BRR (see section 21.2.8, Bit Rate Register (BRR)).

21.2.6 Serial Control Register 3 (SCR3)

Address: H'FF0552, H'FF055A, H'FF0562

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE[1:0]	

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	TIE	Transmit interrupt enable	0: The TXI interrupt request is disabled. 1: The TXI interrupt request is enabled.	R/W
6	RIE	Receive interrupt enable	0: RXI and ERI interrupt requests are disabled. 1: RXI and ERI interrupt requests are enabled.	R/W
5	TE	Transmit enable	0: Transmission is disabled. 1: Transmission is enabled.	R/W
4	RE	Receive enable	0: Reception is disabled. 1: Reception is enabled.	R/W
3	MPIE	Multiprocessor interrupt enable	(Enabled only when the MP bit in SMR is 1 in asynchronous mode) When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and OER status flags in SSR is disabled. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. For details, see section 21.5, Multiprocessor Communication Function.	R/W
2	TEIE	Transmit end interrupt enable	0: The TEI interrupt request is disabled. 1: The TEI interrupt request is enabled.	R/W

Bit	Symbol	Bit Name	Description	R/W
1, 0	CKE[1:0]	Clock enable 0 and 1	<p>Selects the clock source.</p> <p>Asynchronous mode:</p> <p>00: On-chip baud rate generator</p> <p>01: On-chip baud rate generator</p> <p> Outputs a clock of the same frequency as the bit rate from the SCK3 pin.</p> <p>10: (In the case of SCI3 or SCI3_2)</p> <p> External clock (A clock signal with a frequency 16 times the bit rate must be input through the SCK3 pin.)</p> <p> (In the case of SCI3_X)</p> <p> The external clock, TMR clock input, or average transfer rate generator.</p> <ul style="list-style-type: none"> • When the external clock is used, a clock signal with a frequency 16 times the bit rate must be input through the SCK3 pin. • When the average transfer rate generator is used • When the TMR clock input is used <p>11: Reserved</p> <p>Clocked synchronous mode:</p> <p>00: On-chip clock (The SCK3 pin functions as clock output.)</p> <p>01: Reserved</p> <p>10: External clock (The SCK3 pin functions as clock input.)</p> <p>11: Reserved</p>	R/W

- Notes:
1. The TE and RE bits are reset and the other bits are retained when (module) standby mode is entered.
 2. For details on interrupt requests, see section 21.8, Interrupt Requests.

21.2.7 Serial Status Register (SSR)

Address: H'FF0554, H'FF055C, H'FF0564

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT

Value after reset: 1 0 0 0 0 1 0 0

Bit	Symbol	Bit Name	Description	R/W
7	TDRE	Transmit data register empty flag	[Setting conditions] <ul style="list-style-type: none"> When the TE bit in SCR3 is 0 When data is transferred from TDR to TSR [Clearing conditions] <ul style="list-style-type: none"> When the CPU writes 0 after reading TDRE = 1. When the CPU writes transmit data to TDR. When the DTC transfers data to TDR with a TXI interrupt request and the DTC settings satisfy the flag clearing conditions. * 	R/W
6	RDRF	Receive data register full flag	[Setting condition] <ul style="list-style-type: none"> When reception ends normally and receive data is transferred from RSR to RDR [Clearing conditions] <ul style="list-style-type: none"> When the CPU writes 0 after reading RDRF = 1. When the CPU reads data from RDR. When the DTC transfers data from RDR with an RXI interrupt request and the DTC settings satisfy the flag clearing conditions. * When data transfer from RDR to the SCIX is completed (SCI3_X only). 	R/W
5	OER	Overrun error flag	[Setting condition] <ul style="list-style-type: none"> When an overrun error occurs in reception [Clearing condition] <ul style="list-style-type: none"> When the CPU writes 0 after reading OER = 1. 	R/W


Bit	Symbol	Bit Name	Description	R/W
4	FER	Framing error flag	[Setting condition] <ul style="list-style-type: none"> When a framing error occurs in reception [Clearing condition] <ul style="list-style-type: none"> When the CPU writes 0 after reading FER = 1. 	R/W
3	PER	Parity error flag	[Setting condition] <ul style="list-style-type: none"> When a parity error is detected during reception [Clearing condition] <ul style="list-style-type: none"> When the CPU writes 0 after reading PER = 1. 	R/W
2	TEND	Transmit end flag	[Setting conditions] <ul style="list-style-type: none"> When the TE bit in SCR3 is 0 When TDRE = 1 at transmission of the last bit of a transmit character [Clearing conditions] <ul style="list-style-type: none"> When 0 is written to TDRE after reading TDRE = 1 When the transmit data is written to TDR 	R
1	MPBR	Multiprocessor bit receive	Stores the multiprocessor bit in the receive character data. When the RE bit in SCR3 is cleared to 0, its state is retained.	R
0	MPBT	Multiprocessor bit transfer	Specifies the multiprocessor bit value to be added to the transmit character data.	R/W

Notes: * The DTC clears the peripheral module flags when all of the following three conditions are satisfied:

1. The DISEL bit is 0.
2. The value in the transfer counter (count register CRA in normal and repeat modes or count register CRB in block mode) is not 0.
3. A chain transfer is not used.

21.2.8 Bit Rate Register (BRR)

Address: H'FF0551, H'FF0559, H'FF0561



Value after reset: 1 1 1 1 1 1 1 1

BRR is an 8-bit register that adjusts the bit rate. The initial value of BRR is H'FF. Table 21.3 shows the relationship between the N setting in BRR and the n setting in the CKS[1:0] bits SMR in asynchronous mode. Table 21.4 shows the maximum bit rate for each frequency in asynchronous mode. The values shown in both tables 21.3 and 21.4 are values in active (high-speed) mode. Table 21.5 shows of the relationship between the N setting in BRR and the n setting in the CKS[1:0] bits in SMR in clocked synchronous mode. The values shown in table 21.5 are values in active (high-speed) mode. The N setting in BRR and error for other operating frequencies and bit rates can be obtained by the following formulas:

Note: The BRR value is retained in (module) standby mode.

[Asynchronous Mode]

- In the case of SCI3 or SCI3_2
- In the case of SCI3_X, when the ABCS bit in SEMR is 0

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

$$\text{Error (\%)} = \left\{ \frac{\phi \times 10^6}{(N + 1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

- In the case of SCI3_X, when the ABCS bit in SEMR is 1

$$N = \frac{\phi}{32 \times 2^{2n-1} \times B} \times 10^6 - 1$$

$$\text{Error (\%)} = \left\{ \frac{\phi \times 10^6}{(N + 1) \times B \times 32 \times 2^{2n-1}} - 1 \right\} \times 100$$

[Clocked Synchronous Mode]

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

[Legend]

B: Bit rate (bit/s)

N: BRR setting for baud rate generator ($0 \leq N \leq 255$)

ϕ : Operating frequency (MHz)

n: CKS[1:0] settings in SMR ($0 \leq n \leq 3$)

When the ABCS bit in the serial extended mode register (SEMR) for SCI3_X is set to 1 and operation is in asynchronous mode, the bit rates are twice those in table 21.3.

Table 21.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode)

Bit Rate (bit/s)	Operating Frequency ϕ (MHz)											
	4			4.9152			5			6		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	70	0.03	2	86	0.31	2	88	-0.25	2	106	-0.44
150	1	207	0.16	1	255	0.00	2	64	0.16	2	77	0.16
300	1	103	0.16	1	127	0.00	1	129	0.16	1	155	0.16
600	0	207	0.16	0	255	0.00	1	64	0.16	1	77	0.16
1200	0	103	0.16	0	127	0.00	0	129	0.16	0	155	0.16
2400	0	51	0.16	0	63	0.00	0	64	0.16	0	77	0.16
4800	0	25	0.16	0	31	0.00	0	32	-1.36	0	38	0.16
9600	0	12	0.16	0	15	0.00	0	15	1.73	0	19	-2.34
19200	0	6	-6.99	0	7	0.00	0	7	1.73	0	9	-2.34
31250	0	3	0.00	0	4	-1.70	0	4	0.00	0	5	0.00
38400	0	2	8.51	0	3	0.00	0	3	1.73	0	4	-2.34

Operating Frequency ϕ (MHz)

Bit Rate (bit/s)	6.144			7.3728			8			9.8304		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	108	0.08	2	130	-0.07	2	141	0.03	2	174	-0.26
150	2	79	0.00	2	95	0.00	2	103	0.16	2	127	0.00
300	1	159	0.00	1	191	0.00	1	207	0.16	1	255	0.00
600	1	79	0.00	1	95	0.00	1	103	0.16	1	127	0.00
1200	0	159	0.00	0	191	0.00	0	207	0.16	0	255	0.00
2400	0	79	0.00	0	95	0.00	0	103	0.16	0	127	0.00
4800	0	39	0.00	0	47	0.00	0	51	0.16	0	63	0.00
9600	0	19	0.00	0	23	0.00	0	25	0.16	0	31	0.00
19200	0	9	0.00	0	11	0.00	0	12	0.16	0	15	0.00
31250	0	5	2.40	0	6	5.33	0	7	0.00	0	9	-1.70
38400	0	4	0.00	0	5	0.00	0	6	-6.99	0	7	0.00

Operating Frequency ϕ (MHz)

Bit Rate (bit/s)	10			12			12.888			14		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	177	-0.25	2	212	0.03	2	217	0.08	2	248	-0.17
150	2	129	0.16	2	155	0.16	2	159	0.00	2	181	0.16
300	2	64	0.16	2	77	0.16	2	79	0.00	2	90	0.16
600	1	129	0.16	1	155	0.16	1	159	0.00	1	181	0.16
1200	1	64	0.16	1	77	0.16	1	79	0.00	1	90	0.16
2400	0	129	0.16	0	155	0.16	0	159	0.00	0	181	0.16
4800	0	64	0.16	0	77	0.16	0	79	0.00	0	90	0.16
9600	0	32	-1.36	0	38	0.16	0	39	0.00	0	45	-0.93
19200	0	15	1.73	0	19	-2.34	0	19	0.00	0	22	-0.93
31250	0	9	0.00	0	11	0.00	0	11	2.40	0	13	0.00
38400	0	7	1.73	0	9	-2.34	0	9	0.00	—	—	—

Operating Frequency ϕ (MHz)

Bit Rate (bit/s)	14.7456			16			18			20		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	64	0.70	3	70	0.03	3	79	-0.12	3	88	-0.25
150	2	191	0.00	2	207	0.16	2	233	0.16	3	64	0.16
300	2	95	0.00	2	103	0.16	2	116	0.16	2	129	0.16
600	1	191	0.00	1	207	0.16	1	233	0.16	2	64	0.16
1200	1	95	0.00	1	103	0.16	1	116	0.16	1	129	0.16
2400	0	191	0.00	0	207	0.16	0	233	0.16	1	64	0.16
4800	0	95	0.00	0	103	0.16	0	116	0.16	0	129	0.16
9600	0	47	0.00	0	51	0.16	0	58	-0.96	0	64	0.16
19200	0	23	0.00	0	25	0.16	0	28	1.02	0	32	-1.36
31250	0	14	-1.70	0	15	0.00	0	17	0.00	0	19	0.00
38400	0	11	0.00	0	12	0.16	0	14	-2.34	0	15	1.73

[Legend]

—: A setting is available but error occurs.

Note: In the case of SCI3_X, the values given are applicable when the ABCS bit in SEMR is 0.
When this bit is set to 1, the bit rates are twice those in the table.

Table 21.4 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

ϕ (MHz)	Maximum Bit Rate (bit/s)	n	N	ϕ (MHz)	Maximum Bit Rate (bit/s)	n	N
4	125000	0	0	12	375000	0	0
4.9152	153600	0	0	12.288	384000	0	0
5	156250	0	0	14	437500	0	0
6	187500	0	0	14.7456	460800	0	0
6.144	192000	0	0	16	500000	0	0
7.3728	230400	0	0	17.2032	537600	0	0
8	250000	0	0	18	562500	0	0
9.8304	307200	0	0	20	625000	0	0
10	312500	0	0				

Table 21.5 Examples of BRR Settings for Various Bit Rates (Clocked Synchronous Mode)

Bit Rate (bit/s)	Operating Frequency ϕ (MHz)											
	4		8		10		16		18		20	
	n	N	n	N	n	N	n	N	n	N	n	N
110												
250	2	249	3	124	—	—	3	249				
500	2	124	2	249	—	—	3	124	—	—	—	—
1k	1	249	2	124	—	—	2	249	—	—	—	—
2.5k	1	99	1	199	1	249	2	99	—	—	2	124
5k	0	199	1	99	1	124	1	199	1	224	1	249
10k	0	99	0	199	0	249	1	99	—	—	1	124
25k	0	39	0	79	0	99	0	159	0	179	0	199
50k	0	19	0	39	0	49	0	79	0	89	0	99
100k	0	9	0	19	0	24	0	39	0	44	0	49
250k	0	3	0	7	0	9	0	15	0	17	0	19
500k	0	1	0	3	0	4	0	7	0	8	0	9
1M	0	0*	0	1	—	—	0	3	0	4	0	4
2M			0	0*	—	—	0	1	—	—	—	—
2.5M					0	0*	—	—	—	—	0	1
5M											0	0*

[Legend]

Blank: No setting is available.

—: A setting is available but error occurs.

*: Continuous transfer is not possible.

21.2.9 Sampling Mode Register (SPMR)

Address: H'FF0556, H'FF055E, H'FF0566

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	NFEN	—	—
Value after reset:	1	1	1	1	1	0	1	1

Bit	Symbol	Bit Name	Description	R/W
7 to 3	—	Reserved	These bits are read as 1. The write value should be 1.	—
2	NFEN	Noise cancellation function select	0: The noise cancellation function is invalid for the RXD pin input. 1: The noise cancellation function is valid for the RXD pin input (when the COM bit in SMR is 0).	R/W
1, 0	—	Reserved	These bits are read as 1. The write value should be 1.	—

Note: The SPMR value is retained in (module) standby mode.

- **NFEN bit (noise cancellation function select)**

Performs noise cancellation for the RXD pin input when the COM bit in SMR is 0 and NFEN bit is 1.

21.2.10 IrDA Control Register (IrCR)

Address: H'FF05DE

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	IrE	IrCK[2:0]			IrTXINV	IrRXINV	—	—
Value after reset:	0	0	0	0	0	0	1	1

Bit	Symbol	Bit Name	Description	R/W
7	IrE	IrDA enable	0: The TXD_2/IrTXD and RXD_2/IrRXD pins function as the TXD_2 and RXD_2 pins. 1: The TXD_2/IrTXD and RXD_2/IrRXD pins function as the IrTXD and IrRXD pins.	R/W
6 to 4	IrCK[2:0]	IrDA clock select 2 to 0	000: Bit rate $\times 3/16$ 001: $\phi/2$ 010: $\phi/4$ 011: $\phi/8$ 100: $\phi/16$ 101: $\phi/32$ 110: $\phi/64$ 111: $\phi/128$	R/W
3	IrTXINV	IrTX data polarity inversion	0: Transmit data is output from IrTXD as is. 1: Transmit data is inverted to be output from IrTXD.	R/W
2	IrRXINV	IrRX data polarity inversion	0: IrRXD input is used for receive data as is. 1: IrRXD input is inverted to be used for receive data.	R/W
1, 0	—	Reserved	These bits are read as 1. The write value should be 1.	—

Note: The IrCR value is retained in (module) standby mode.

- IrE bit (IrDA enable)
Selects the SCI3_2 I/O pin function between the usual serial function and IrDA function.
- IrCK[2:0] bit (IrDA clock select 2 to 0)
Sets the high pulse width for IrTXD output pulse encoding when the IrDA function is enabled.
- IrTXINV bit (IrTX data polarity inversion)
Sets to invert the logic level of the IrTXD output. When inversion is specified, the high pulse width set with IrCK[2:0] is handled as low pulse width.
- IrRXINV bit (IrRX data polarity inversion)
Sets to invert the logic level of the IrRXD input. When inversion is specified, the high pulse width set with IrCK[2:0] is handled as low pulse width.

21.2.11 Serial Extended Mode Register (SEMR)

Address: H'FF07A8

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	ABCS	ACS[3:0]			
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7 to 5	—	Reserved	These bits are read as 0. The write value should be 0.	—
4	ABCS	Asynchronous mode reference clock select	0: The reference clock has a frequency 16 times the transfer rate. 1: The reference clock has a frequency 8 times the transfer rate. (Valid only in asynchronous mode)	R/W

Bit	Symbol	Bit Name	Description	R/W
3 to 0	ACS[3:0]	Asynchronous mode clock source select 3 to 0	<p>0000: External clock input</p> <p>0001: 115.152 kbps of average transfer rate specific to $\phi = 10.667$ MHz is selected (operated using the reference clock with a frequency 16 times the transfer rate)</p> <p>0010: 460.606 kbps of average transfer rate specific to $\phi = 10.667$ MHz is selected (operated using the reference clock with a frequency 8 times the transfer rate)</p> <p>0011: 460.784 kbps of average transfer rate specific to $\phi = 8$ MHz is selected (operated using the reference clock with a frequency 8 times the transfer rate)</p> <p>0100: TMR clock input This setting allows the TMR compare match output to be used as the reference clock.</p> <p>0101: 115.196 kbps of average transfer rate specific to $\phi = 16$ MHz is selected (operated using the reference clock with a frequency 16 times the transfer rate)</p> <p>0110: 460.784 kbps of average transfer rate specific to $\phi = 16$ MHz is selected (operated using the reference clock with a frequency 16 times the transfer rate)</p> <p>0111: Reserved (setting prohibited)</p> <p>1000: Reserved (setting prohibited)</p> <p>1001: 230.263 kbps of average transfer rate specific to $\phi = 12$ MHz is selected (operated using the reference clock with a frequency 16 times the transfer rate)</p> <p>1010: Reserved (setting prohibited)</p> <p>1011: 460.526 kbps of average transfer rate specific to $\phi = 12$ MHz is selected (operated using the reference clock with a frequency 8 times the transfer rate)</p> <p>11XX: Reserved (setting prohibited)</p>	R/W

Note: The SEMR value is retained in (module) standby mode.

- **ABCS bit (asynchronous mode reference clock select)**

Selects the reference clock for a 1-bit period.

- **ACS[3:0] bits (asynchronous mode clock source select 3 to 0)**

These bits select the clock source for the average transfer rate function in asynchronous mode. When the average transfer rate function is enabled, the reference clock is automatically specified regardless of the ABCS bit value. The average transfer rate only corresponds to 8 MHz, 10.667 MHz, 12 MHz, and 16 MHz. No other clock is available.

Setting of the ACS[3:0] bits must be done in the asynchronous mode (COM in SMR = 0) and the external clock input mode (CKE[1:0] in SCR3 = B'10). Figure 21.2 shows examples of reference clocks when the average transfer rate function is selected, and figure 21.3 shows setting examples when the TMO output is selected.




Figure 21.2 Examples of Reference Clock when Average Transfer Rate is Selected (1)




Figure 21.2 Examples of Reference Clock when Average Transfer Rate is Selected (2)




Figure 21.3 Example of Average Transfer Rate Setting when TMR Clock is Input

21.3 Operation in Asynchronous Mode

Figure 21.4 shows the general format for asynchronous communication. One character (or frame) consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally stop bits (high level). Inside the SCI3, the transmitter and receiver are independent units, enabling full-duplex. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 21.4 Data Format in Asynchronous Communication

21.3.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK3 pin can be selected as the SCI3's transfer clock, according to the setting of the COM bit in SMR and the CKE[1:0] bits in SCR3.

When an external clock is input to the SCK3 pin, the clock frequency should be 16 times the bit rate. A clock signal for input to the SCK3 pin of SCI3_X should be at a frequency 16 times the bit rate (when ABCS in SEMR = 0) or 8 times the bit rate (when ABCS in SEMR = 1). In addition, when an external clock is specified, the average transfer rate or the reference clock of the TMR can be selected by the ACS[3:0] bits in SEMR.

When the SCI3 is operated on an internal clock, the clock can be output from the SCK3 pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 21.5.




Figure 21.5 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)

21.3.2 SCI3 Initialization

Figure 21.6 shows a sample flowchart to initialize the SCI3. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and OER flags, or the contents of RDR. When the external clock is used in asynchronous mode, the clock must be supplied even during initialization.





Figure 21.6 Sample Flowchart for Initializing SCI3


21.3.3 Data Transmission

Figure 21.7 shows an example of operation for transmission in asynchronous mode. In transmission, the SCI3 operates as described below.

1. The SCI3 monitors the TDRE flag in SSR. If the flag is cleared to 0, the SCI3 recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
2. The SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit is set to 1 at this time, a TXI interrupt request is generated. Continuous transmission is possible because the TXI interrupt routine writes next transmit data to TDR before transmission of the current transmit data has been completed.
3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then transmission of the next frame is started.
5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered, in which 1 is output. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.
6. Figure 21.8 shows a sample flowchart for transmission in asynchronous mode.



**Figure 21.7 Example of Transmission in Asynchronous Mode
(8-Bit Data, Parity, One Stop Bit)**




- [1] Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0.
- [2] To continue data transmission, read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0. If data is transferred to TDR by the DTC with a transmit data empty interrupt (TXI) request, the TDRE flag is automatically checked and cleared.
- [3] To output a break at the end of data transmission, clear PMR corresponding to TXD to 0, after setting PCR to 1 and PDR to 0, then clear the TE bit in SCR3 to 0.

Figure 21.8 Sample Flowchart for Transmitting Data (Asynchronous Mode)

21.3.4 Data Reception

Figure 21.9 shows an example of operation for reception in asynchronous mode. In reception, the SCI3 operates as described below.

1. The SCI3 monitors the communication line. If a start bit is detected, the SCI3 performs internal synchronization, receives receive data in RSR, and checks the parity bit and stop bit.
2. If an overrun error occurs (when reception of the next data is completed while the RDRF flag is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR.
3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated. Continuous reception is possible because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has been completed.




**Figure 21.9 Example of Reception in Asynchronous Mode
(8-Bit Data, Parity, One Stop Bit)**

Table 21.6 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 21.10 shows a sample flowchart for data reception.

Table 21.6 SSR Status Flags and Receive Data Handling

SSR Status Flag				Receive Data	Receive Error Type
RDRF*	OER	FER	PER		
1	1	0	0	Lost	Overflow error
0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overflow error + framing error
1	1	0	1	Lost	Overflow error + parity error
0	0	1	1	Transferred to RDR	Framing error + parity error
1	1	1	1	Lost	Overflow error + framing error + parity error

Note: * The RDRF flag retains the state it had before data reception.



- [1] Read the OER, PER, and FER flags in SSR to identify the error. If a receive error occurs, performs the appropriate error processing.
- [2] Read SSR and check that RDRF = 1, then read the receive data in RDR. The RDRF flag is cleared automatically.
- [3] To continue data reception, before the stop bit for the current frame is received, read the RDRF flag and read RDR. The RDRF flag is cleared automatically by the RDR read. If RDR data is transferred by the DTC which was activated by an RXI interrupt, the RDRF flag is cleared automatically.
- [4] If a receive error occurs, read the OER, PER, and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the OER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can be detected by reading the value of the RXD pin.

Figure 21.10 Sample Flowchart for Data Reception (Asynchronous Mode) (1)




Figure 21.10 Sample Flowchart for Data Reception (Asynchronous Mode) (2)

21.4 Operation in Clocked Synchronous Mode

Figure 21.11 shows the format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received synchronous with clock pulses. A single character in the transmit data consists of the 8-bit data starting from the LSB. In transmission, data is output from one falling edge of the synchronization clock to the next. In reception, data is received in synchronization with the rising edge of the synchronization clock. After 8-bit data is output, the transmission line holds the MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI3, the transmitter and receiver are independent units, enabling full-duplex communication through the use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 21.11 Data Format in Clocked Synchronous Communication

21.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK3 pin can be selected, according to the setting of the COM bit in SMR and CKE[1:0] bits in SCR3. When the SCI3 is operated on an internal clock, the synchronization clock is output from the SCK3 pin. Eight synchronization clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high.

21.4.2 SCI3 Initialization

Before transmitting and receiving data, the SCI3 should be initialized as described in a sample flowchart in figure 21.6.

21.4.3 Data Transmission

Figure 21.12 shows an example of SCI3 operation for transmission in clocked synchronous mode. In transmission, the SCI3 operates as described below.

1. The SCI3 monitors the TDRE flag in SSR, and if the flag is 0, the SCI3 recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
2. The SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR3 is set to 1 at this time, a transmit data empty interrupt (TXI) is generated.
3. The SCI3 outputs eight synchronization clock pulses when clock output mode has been specified. Data is output in synchronization with the input clock when use of an external clock has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from the TXD pin.
4. The SCI3 checks the TDRE flag at the timing for sending the MSB (bit 7).
5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and transmission of the next frame is started.
6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag maintains the output state of the MSB. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.
7. The SCK3 pin is fixed high at the end of transmission.

Figure 21.13 shows a sample flowchart for data transmission. Transmission will not start while a receive error flag (OER, FER, or PER) is set to 1. Make sure that the receive error flags are cleared to 0 before starting transmission.





Figure 21.12 Example of Transmission in Clocked Synchronous Mode



- [1] Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0 and clocks are output to start the data transmission. If data is transferred to TDR by the DTC with a transmit data empty interrupt (TXI) request, the TDRE flag is automatically checked and cleared.
- [2] To continue data transmission, be sure to read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0.

Figure 21.13 Sample Flowchart for Data Transmission (Clocked Synchronous Mode)

21.4.4 Data Reception (Clocked Synchronous Mode)

Figure 21.14 shows an example of SCI3 operation for reception in clocked synchronous mode. In reception, the SCI3 operates as described below.

1. The SCI3 performs internal initialization synchronous with a synchronization clock input or output and starts receiving data.
2. The SCI3 stores the receive data in RSR.
3. If an overrun error occurs (when reception of the next data is completed while the RDRF flag in SSR is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated, receive data is not transferred to RDR, and the RDRF flag remains to be set to 1.
4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated.





Figure 21.14 Example of Reception in Clocked Synchronous Mode

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 21.15 shows a sample flowchart for data reception.




- [1] Read the OER flag in SSR to determine if there is an error. If an overrun error has occurred, execute overrun error processing.
- [2] Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR. When data is read from RDR, the RDRF flag is automatically cleared to 0.
- [3] To continue data reception, before the MSB (bit 7) of the current frame is received, reading the RDRF flag and reading RDR should be finished. When data is read from RDR, the RDRF flag is automatically cleared to 0.
- [4] If an overrun error occurs, read the OER flag in SSR, and after performing the appropriate error processing, clear the OER flag to 0. Reception cannot be resumed if the OER flag is set to 1.

Figure 21.15 Sample Flowchart for Data Reception (Clocked Synchronous Mode)

21.4.5 Simultaneous Data Transmission and Reception

Figure 21.16 shows a sample flowchart for simultaneous transmit and receive operations. The following procedure should be used for simultaneous data transmit and receive operations. To switch from transmit mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished transmission and the TDRE and TEND flags are set to 1, clear TE to 0. Then simultaneously set TE and RE to 1 with a single instruction. To switch from receive mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished reception, clear RE to 0. Then after checking that the RDRF and receive error flags (OER, FER, and PER) are cleared to 0, simultaneously set TE and RE to 1 with a single instruction.



- [1] Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR.
When data is written to TDR, the TDRE flag is automatically cleared to 0.
- [2] Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR.
When data is read from RDR, the RDRF flag is automatically cleared to 0.
- [3] To continue data transmission/reception, before the MSB (bit 7) of the current frame is received, finish reading the RDRF flag, reading RDR. Also, before the MSB (bit 7) of the current frame is transmitted, read 1 from the TDRE flag to confirm that writing is possible. Then write data to TDR.
When data is written to TDR, the TDRE flag is automatically cleared to 0. When data is read from RDR, the RDRF flag is automatically cleared to 0.
If data is transferred to TDR by the DTC with a transmit data empty interrupt (TXI) request, the TDRE flag is automatically checked and cleared. If RDR data is transferred by the DTC with a receive data full interrupt (RXI) request, the RDRF flag is automatically cleared.
- [4] If an overrun error occurs, read the OER flag in SSR, and after performing the appropriate error processing, clear the OER flag to 0. Transmission/reception cannot be resumed if the OER flag is set to 1. For overrun error processing, see figure 21.15.


Figure 21.16 Sample Flowchart of Simultaneous Transmit and Receive Operations (Clocked Synchronous Mode)

21.5 Multiprocessor Communication Function

Use of the multiprocessor communication function enables data transfer between a number of processors sharing communication lines by asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is performed, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles; an ID transmission cycle that specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle; if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 21.17 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID code of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose IDs do not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI3 uses the MPIE bit in SCR3 to implement this function. When the MPIE bit is set to 1, transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status flags, RDRF, FER, and OER, to 1, are inhibited until data with a 1 multiprocessor bit is received. On reception of a receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt is generated.


When the multiprocessor format is selected, the parity bit setting is rendered invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.



**Figure 21.17 Example of Inter-Processor Communication Using Multiprocessor Format
(Transmission of Data H'AA to Receiving Station A)**

21.5.1 Multiprocessor Data Transmission

Figure 21.18 shows a sample flowchart for multiprocessor data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI3 operations are the same as those in asynchronous mode.




- [1] Read SSR and check that the TDRE flag is set to 1, set the MPBT bit in SSR to 0 or 1, then write transmit data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0.
- [2] To continue data transmission, be sure to read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0. If data is transferred to TDR by the DTC with a transmit data empty interrupt (TXI) request, the TDRE flag is automatically checked and cleared.
- [3] To output a break in serial transmission, set the port PCR to 1, clear PDR and PMR to 0, then clear the TE bit in SCR3 to 0.

Figure 21.18 Sample Flowchart for Multiprocessor Data Transmission

21.5.2 Multiprocessor Data Reception

Figure 21.19 shows a sample flowchart for multiprocessor data reception. If the MPIE bit in SCR3 is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated at this time. All other SCI3 operations are the same as those in asynchronous mode. Figure 21.20 shows an example of SCI3 operation for multiprocessor data reception.



- [1] Set the MPIE bit in SCR3 to 1.
- [2] Read OER and FER in SSR to check for errors. Receive error processing is performed in cases where a receive error occurs.
- [3] Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR and compare it with this station's ID. If the data is not this station's ID, set the MPIE bit to 1 again. When data is read from RDR, the RDRF flag is automatically cleared to 0.
- [4] Read SSR and check that the RDRF flag is set to 1, then read the data in RDR.
- [5] If a receive error occurs, read the OER and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the OER and FER flags are all cleared to 0. Reception cannot be resumed if either of these flags is set to 1. In the case of a framing error, a break can be detected by reading the RXD pin value.

Figure 21.19 Sample Flowchart for Multiprocessor Data Reception (1)





Figure 21.19 Sample Flowchart for Multiprocessor Data Reception (2)



**Figure 21.20 Example of Reception Using Multiprocessor Format
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)**

21.6 IrDA Operation

The SCI3_2 provides the IrDA function. If the IrDA function is enabled using the IrE bit in IrCR, the TXD_2 and RXD_2 pins in SCI3_2 are allowed to encode and decode the waveform based on the IrDA Specifications version 1.0 (function as the IrTxD and IrRxD pins)*. Connecting these pins to the infrared data transceiver achieves infrared data communications based on the system defined by the IrDA Specifications version 1.0.

In the system defined by the IrDA Specifications version 1.0, communication is started at a transfer rate of 9600 bps, which can be modified later as required. Since the IrDA interface provided by this LSI does not incorporate the capability of automatic modification of the transfer rate, the transfer rate must be modified through programming.

Figure 21.21 is the IrDA block diagram.




Figure 21.21 IrDA Block Diagram

IrDA operation should be set according to the following procedures.

- (1) Set the corresponding pin in the PMCR register or PMR register.
- (2) Set the IrCR register.
- (3) Set the register related to SCI3_2.

21.6.1 Transmission

During transmission, the output signals from the SCI3_2 (UART frames) are converted to IR frames using the IrDA interface (see figure 21.22). For serial data of level 0, a high-level pulse having a width of 3/16 of the bit rate (1-bit interval) is output (initial setting). The high-level pulse can be selected using the IrCK[2:0] bits in IrCR. The high-level pulse width is defined to be 1.41 μ s at minimum and $(3/16 + 2.5\%) \times$ bit rate or $(3/16 \times$ bit rate) + 1.08 μ s at maximum. For example, when the frequency of system clock ϕ is 20 MHz, a high-level pulse width of 1.6 μ s can be specified because it is the smallest value in the range greater than 1.41 μ s. For serial data of level 1, no pulses are output.




Figure 21.22 IrDA Transmission and Reception

21.6.2 Reception

During reception, IR frames are converted to UART frames using the IrDA interface before inputting to SCI3_2. 0 is output when the high level pulse is detected while 1 is output when no pulse is detected during one bit period. Note that a pulse shorter than the minimum pulse width of 1.41 μ s is regarded as a 0 signal.

21.6.3 High-Level Pulse Width Selection

Table 21.7 shows possible settings for bits IrCK[2:0] (minimum pulse width), and this LSI's operating frequencies and bit rates, for making the pulse width shorter than 3/16 times the bit rate in transmission.

Table 21.7 Settings of Bits IrCK[2:0]

Operating Frequency ϕ (MHz)	Bit Rate (bps) (Above)/Bit Period \times 3/16 (Below)					
	2400	9600	19200	38400	57600	115200
	78.13	19.53	9.77	4.88	3.26	1.63
4.9152	011	011	011	011	011	—
5	011	011	011	011	011	011
6	100	100	100	100	100	—
6.144	100	100	100	100	100	—
7.3728	100	100	100	100	100	—
8	100	100	100	100	100	—
9.3804	100	100	100	100	100	—
10	100	100	100	100	100	100
12	101	101	101	101	101	—
12.288	101	101	101	101	101	—
14	101	101	101	101	101	—
14.7456	101	101	101	101	101	—
16	101	101	101	101	101	—
16.9344	101	101	101	101	101	—
17.2032	101	101	101	101	101	—
18	101	101	101	101	101	—
19.6608	101	101	101	101	101	—
20	101	101	101	101	101	101

[Legend]

—: No setting is available.

21.7 Noise Canceler

Figure 21.23 shows a block diagram of the noise canceler circuit. When the noise canceler function is enabled, the RXD input signal is routed through the noise canceler before being provided internally. The noise canceler consists of three cascaded latches and a match detector. The RXD input signal is sampled at the reference clock frequency, 16 times the transfer rate (16 or 8 times only for SCI3_X), and when the outputs of three latches agree, the level is passed to the next circuit. If they do not agree, the previous value is held.

In other words, if the input level changes and the level remains the same for three or more clock cycles after the change, it is recognized as a signal. However, if the level remains the same for less than three clock cycles, it is recognized as a noise, not as a signal.




Figure 21.23 Block Diagram of Noise Canceler

21.8 Interrupt Requests

The SCI3 creates the following six interrupt requests: transmission end, transmit data empty, receive data full, and receive errors (overrun error, framing error, and parity error). Table 21.8 shows the interrupt sources.

Table 21.8 SCI3 Interrupt Requests

Interrupt Requests	Abbreviation	Interrupt Sources	DTC Activation
Receive Data Full	RXI	Setting RDRF in SSR	Possible
Transmit Data Empty	TXI	Setting TDRE in SSR	Possible
Transmission End	TEI	Setting TEND in SSR	Impossible
Receive Error	ERI	Setting OER, FER, and PER in SSR	Impossible

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated. The DTC can be activated to perform data transfers with the TXI interrupt request. The TDRE flag is automatically cleared to 0 by the DTC data transfer.

When the RDRF flag in SSR is set to 1, a RXI interrupt request is generated. When any of the OER, PER and FER flags is set to 1, an ERI interrupt request is generated. The DTC can be activated to perform data transfers with the RXI interrupt request. The RDRF flag is automatically cleared to 0 by the DTC data transfer.

The TEI interrupt is generated if the TEND flag is set to 1 when the TEIE bit is 1. If the TEI and TXI interrupts are generated at the same time, the TXI interrupt is accepted first. Therefore, if the TDRE and TEND flags are to be simultaneously cleared in a TXI interrupt routine, branching to a TEI interrupt routine cannot be performed.

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TXI interrupt request is generated even if the transmit data is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TEI interrupt request is generated even if the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To prevent the generation of these interrupt requests (TXI and TEI), set the enable bits (TIE and TEIE) that correspond to these interrupt requests to 1, after transferring the transmit data to TDR.

21.9 Usage Notes

21.9.1 Break Detection and Processing

When framing error detection is performed, a break can be detected by reading the RXD pin value directly. In a break, the input from the RXD pin becomes all 0s, setting the FER flag, and possibly the PER flag. Note that as the SCI3 continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

21.9.2 Mark State and Break Sending

When the PMR bit corresponding to the pin selected by the PMC is 0, the TXD pin is used as an I/O port whose direction (input or output) and level are determined by PCR and PDR. This can be used to set the TXD pin to mark state (high level) or send a break during data transmission. To maintain the communication line at mark state until the PMR bit is set to 1, set both PCR and PDR to 1. As the PMR bit is cleared to 0 at this point, the TXD pin becomes an I/O port, and 1 is output from the TXD pin. To send a break during transmission, first set PCR to 1 and clear PDR to 0, and then clear the PMR bit to 0. When the PMR bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TXD pin becomes an I/O port, and 0 is output from the TXD pin.

21.9.3 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.

21.9.4 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI3 operates on a reference clock with a frequency of 16 times* the transfer rate. In reception, the SCI3 samples the falling edge of the start bit using the reference clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th* pulse of the reference clock as shown in figure 21.24. Thus, the reception margin in asynchronous mode is given by formula (1) below.

$$M = \left\{ \left(0.5 - \frac{1}{2N} \right) - \frac{D - 0.5}{N} - (L - 0.5) F \right\} \times 100 (\%) \dots \text{Formula 1}$$

... Formula (1)

[Legend]

N: Ratio of bit rate to clock (SCI3 and SCI3_2: N = 16, SCI3_X: N = 16 and 8 when ABCS in SEMR is 0 and 1, respectively)

D: Clock duty (D = 0.5 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0.5 in formula (1), the reception margin can be given by the formula.

$$M = \{0.5 - 1/(2 \times 16)\} \times 100 [\%] = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allowed for in system design.

Note: * This is an example when the ABCS bit in SEMR is 0. When the ABCS bit in SEMR is 1, a frequency of 8 times the bit rate is used as a reference clock and receive data is sampled at the rising edge of the 4th pulse of the reference clock.




Figure 21.24 Receive Data Sampling Timing in Asynchronous Mode

21.9.5 Relation between Writes to TDR and TDRE Flag

Data can be written to TDR regardless of the state of the TDRE flag. However, if new data is written to TDR when the TDRE flag is cleared to 0, the data stored in TDR will be lost since it has not yet been transferred to TSR. It is therefore essential to check that the TDRE flag is set to 1 before writing transmit data TDR.

21.9.6 Restrictions on Using DTC

When the external clock source is used as a synchronization clock, update TDR by the DTC or CPU and wait for at least five ϕ clock cycles before allowing the transmit clock to be input. If the transmit clock is input within four clock cycles after TDR modification, the SCI3 may malfunction (see figure 21.25).

When using the DTC to read RDR, be sure to set the receive end interrupt (RXI) for the relevant SCI3 as the DTC activation source.




Figure 21.25 Example of DTC Transmission in Clock Synchronous Mode

Section 22 Serial Communication Interface X

The serial communication interface X (SCIX) implements the asynchronous serial communication protocol composed of a start frame and an information frame as shown in figure 22.1, in cooperation with the serial communication interface 3 (SCI3_X).

A start frame contains a break field, a control field 0, and a control field 1. An information frame can contain some data fields, a CRC16 upper field, and a CRC16 lower field.

Figures 22.2 to 22.4 show block diagrams of the SCIX.




Figure 22.1 Example of SCIX Serial Communication Protocol

22.1 Overview

Transmission of start frame

- Break field low width can be output and an output end interrupt can be issued.
- Bus conflicts can be detected and interrupts can be issued at detection.

Reception of start frame

- Break field low width can be detected and a detection end interrupt can be issued.
- Control field 0 and control field 1 data compare-match interrupts can be issued.
- For control field 1, primary and secondary comparison data can be set.
- One of the control field 1 bits can be specified as the priority interrupt bit.
- Start frame without a break field can be handled.

- Start frame without control field 0 can be handled.
- Bit rate can be measured.

I/O control capabilities

- TXDX and RXDX signal polarities can be selected.
- Digital filter can be set for the RXDX signal.
- Half-duplex communication is possible using the RXDX and TXDX pins as compatible pins.
- TXDX pin high and low outputs can be enabled or disabled.
- RXDX pin receive data sampling timing can be selected.

SCIX timer capability

- Can be used as a reload timer.




Figure 22.2 Block Diagram of SCIX




Figure 22.3 Block Diagram of SCIX Control Unit




Figure 22.4 Block Diagram of SCIX Timer Unit

Table 22.1 shows the SCIX pin configuration.

Table 22.1 Pin Configuration

Pin Name	I/O	Function
TXDX	Output	Transmit data output pin
RXDX	Input	Receive data input pin

22.2 Register Descriptions

The serial communication interface X has the following registers.

- SCIX module enable register (SXMER)
- SCIX control register 0 (SXCR0)
- SCIX control register 1 (SXCR1)
- SCIX control register 2 (SXCR2)
- SCIX control register 3 (SXCR3)
- SCIX port control register (SXPCR)
- SCIX interrupt control register (SXICR)
- SCIX status register (SXSTR)
- SCIX status clear register (SXSTCR)
- SCIX control field 0 data register (SXCF0DR)
- SCIX control field 0 compare enable register (SXCF0CR)
- SCIX control field 0 receive data register (SXCF0RR)
- SCIX primary control field 1 data register (SXPCF1DR)
- SCIX secondary control field 1 data register (SXSCF1DR)
- SCIX control field 1 compare enable register (SXCF1CR)
- SCIX control field 1 receive data register (SXCF1RR)
- SCIX timer control register (SXTCR)
- SCIX timer mode register (SXTMR)
- SCIX timer prescaler register (SXTPRE)
- SCIX timer count register (SXTCNT)

Note: The SCIX control unit is reset in the module standby state or standby mode, but the SCIX timer unit and register values are retained.

22.2.1 SCIX Module Enable Register (SXMER)

Address: H'FF 0760

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	SCIXE

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 1	—	Reserved	These bits are always read as 0. The write value should be 0.	—
0	SCIXE	SCIX module enable	0: SCIX module is disabled. 1: SCIX module is enabled.	R/W

- SCIXE bit (SCIX module enable)

When this bit is set to 1, the SCIX functions are enabled. When this bit is cleared to 0, the clock is stopped, the module standby state is entered, and the SCIX control unit is initialized. Note however that the values of the SCIX timer unit and registers are retained. Also, SCIX registers other than this register cannot be written to.

22.2.2 SCIX Control Register 0 (SXCR0)

Address: H'FF 0761

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	BRME	RXDSF	SFSF	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7 to 4	—	Reserved	These bits are always read as 0. The write value should be 0.	—
3	BRME	Bit rate measurement enable	0: Bit rate measurement is disabled. 1: Bit rate measurement is enabled.	R/W
2	RXDSF	RXD input status flag	0: RXD input to the SCI3_X is enabled. 1: RXD input to the SCI3_X is disabled.	R
1	SFSF	Start frame status flag	0: Start frame detection function is disabled. 1: Start frame detection function is enabled.	R
0	—	Reserved	This bit is always read as 0. The write value should be 0.	—

- **BRME bit (Bit rate measurement enable)**
When this bit is set to 1, the bit rate measurement function is enabled.
- **RXDSF bit (RXD input status flag)**
While this bit is 1, RXD input to the SCI3_X is disabled.
- **SFSF bit (Start frame status flag)**
When this bit is set to 1, the start frame detection function is enabled.

22.2.3 SCIX Control Register 1 (SXCR1)

Address: H'FF 0762

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	PIBS[2:0]			PIBE	CF1DS[1:0]		CF0RE	BFE

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7 to 5	PIBS[2:0]	Priority interrupt bit select [2:0]	000: Bit 0 in control field 1 001: Bit 1 in control field 1 010: Bit 2 in control field 1 011: Bit 3 in control field 1 100: Bit 4 in control field 1 101: Bit 5 in control field 1 110: Bit 6 in control field 1 111: Bit 7 in control field 1	R/W
4	PIBE	Priority interrupt bit enable	0: Priority interrupt bit is disabled. 1: Priority interrupt bit is enabled.	R/W
3, 2	CF1DS[1:0]	Control field 1 data register select [1:0]	00: SXPCF1DR is selected as comparison data. 01: SXSCF1DR is selected as comparison data. 10: SXPCF1DR and SXSCF1DR are selected as comparison data. 11: Setting prohibited	R/W
1	CF0RE	Control field 0 reception enable	0: Control field 0 reception is disabled. 1: Control field 0 reception is enabled.	R/W
0	BFE	Break field enable	0: Break field detection is disabled. 1: Break field detection is enabled.	R/W

- **PIBS[2:0] bits (Priority interrupt bit select [2:0])**
One of the control field 1 bits 0 to 7 is specified as the priority interrupt bit.
- **PIBE bit (Priority interrupt bit enable)**
When this bit is set to 1, the priority interrupt bit is enabled.
- **CF1DS[1:0] bits (Control field 1 data select [1:0])**
The comparison data (SXPCF1DR, SXSCF1DR) for control field 1 can be selected by these bits.
- **CF0RE bit (Control field 0 reception enable)**
When this bit is set to 1, control field 0 reception is enabled.
- **BFE bit (Break field enable)**
When this bit is set to 1, break field detection is enabled.

22.2.4 SCIX Control Register 2 (SXCR2)

Address: H'FF 0763

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	RTS[1:0]		BCCS[1:0]		—	DFCS[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7, 6	RTS[1:0]	RXDX receive data sampling timing select [1:0]	00: Rising edge of 8th SCI reference clock cycle 01: Rising edge of 10th SCI reference clock cycle 10: Rising edge of 12th SCI reference clock cycle 11: Rising edge of 14th SCI reference clock cycle	R/W
5, 4	BCCS[1:0]	Bus conflict detection clock select [1:0]	00: SCI reference clock 01: SCI reference clock frequency is divided by 2. 10: SCI reference clock frequency is divided by 4. 11: Setting prohibited	R/W
3	—	Reserved	This bit is always read as 0. The write value should be 0.	—
2 to 0	DFCS[2:0]	RXDX signal digital filter and clock select [2:0]	000: Digital filter is disabled. 001: Digital filter is enabled (SCI reference clock). 010: Digital filter is enabled ($\phi/8$). 011: Digital filter is enabled ($\phi/16$). 100: Digital filter is enabled ($\phi/32$). 101: Digital filter is enabled ($\phi/64$). 110: Digital filter is enabled ($\phi/128$). 111: Setting prohibited	R/W

- RTS[1:0] bits (RXDX receive data sampling timing select [1:0])
Selects the RXDX receive data sampling timing.
- BCCS[1:0] bits (Bus conflict detection clock select [1:0])
Selects the sampling clock for the bus conflict detection circuit.
- DFCS[2:0] bits (RXDX signal digital filter and clock select [2:0])
Enables/disables the digital filter and selects the sampling clock for the RXDX signal.

22.2.5 SCIX Control Register 3 (SXCR3)

Address: H'FF 0764

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	SDST
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7 to 1	—	Reserved	These bits are always read as 0. The write value should be 0.	—
0	SDST	Start frame detection start	0: Don't care 1: Start frame detection is started.	R/W

- SDST bit (Start frame detection start)

When 1 is written to this bit 1, start frame detection is started. This bit is always read as 0.

22.2.6 SCIX Port Control Register (SXPCR)

Address: H'FF 0765

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	SHARPS	TXPLOD	TXPHOD	RXDXPS	TXDXPS
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7 to 5	—	Reserved	These bits are always read as 0. The write value should be 0.	—
4	SHARPS	TXDX/RXDX pin compatibility select	0: TXDX pin and RXDX pin are used independently. 1: TXDX and RXDX pins are used as compatible pins.	R/W
3	TXPLOD*	TXDX pin low output disable	0: TXDX pin low output is enabled. 1: TXDX pin low output is disabled (high-impedance state).	R/W
2	TXPHOD*	TXDX pin high output disable	0: TXDX pin high output is enabled. 1: TXDX pin high output is disabled (high-impedance state).	R/W

Bit	Symbol	Bit Name	Description	R/W
1	RDXPS	RDX signal polarity select	0: RDX signal phase is input as is. 1: RDX signal phase is inverted before being input.	R/W
0	TXDXPS	TXDX signal polarity select	0: TXDX signal phase is output as is. 1: TXDX signal phase is inverted before being output.	R/W

Note: * The TXPLOD and TXPHOD settings are only for pin P37.

- SHARPS bit (TXDX/RDX pin compatibility select)
When this bit is set to 1, half-duplex communication is possible using the TXDX and RDX pins as compatible pins.
- TXPLOD bit (TXDX pin low output disable)
When this bit is set to 1, the TXDX pin low output is disabled (high-impedance state).
- TXPHOD bit (TXDX pin high output disable)
When this bit is set to 1, the TXDX pin high output is disabled (high-impedance state).
When pin P37 is set as the TXDX pin, the type of output buffer can be controlled for NMOS or PMOS output according to the settings of the TXPLOD and TXPHOD bits.
Table 22.2 shows how the TXPLOD and TXPHOD settings determine the type of output on the TXDX pin.

Table 22.2 Output Setting of TXDX(P37) Pin

Bit Settings		Output Buffer		Output on the TXDX Pin
TXPLOD	TXPHOD	NMOS	PMOS	
0	0	Yes	Yes	CMOS output
0	1	Yes	No	NMOS open-drain output
1	0	No	Yes	PMOS open-drain output
1	1	No	No	High-impedance state

- RDXPS bit (RDX signal polarity select)
When this bit is set to 1, the RDX signal phase is inverted before being input.
- TXDXPS bit (TXDX signal polarity select)
When this bit is set to 1, the TXDX signal phase is inverted before being output.

22.2.7 SCIX Interrupt Control Register (SXICR)

Address: H'FF 0766

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	AEDIE	BCDIE	PIBDIE	CF1MIE	CF0MIE	BFDIE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7, 6	—	Reserved	These bits are always read as 0. The write value should be 0.	—
5	AEDIE	Available edge detection interrupt enable	0: Available edge detection interrupt is disabled. 1: Available edge detection interrupt is enabled.	R/W
4	BCDIE	Bus conflict detection interrupt enable	0: Bus conflict detection interrupt is disabled. 1: Bus conflict detection interrupt is enabled.	R/W
3	PIBDIE	Priority interrupt bit detection interrupt enable	0: Priority interrupt bit detection interrupt is disabled. 1: Priority interrupt bit detection interrupt is enabled.	R/W
2	CF1MIE	Control field 1 match interrupt enable	0: Control field 1 match interrupt is disabled. 1: Control field 1 match interrupt is enabled.	R/W
1	CF0MIE	Control field 0 match interrupt enable	0: Control field 0 match interrupt is disabled. 1: Control field 0 match interrupt is enabled.	R/W
0	BFDIE	Break field low width detection interrupt enable	0: Break field low width detection interrupt is disabled. 1: Break field low width detection interrupt is enabled.	R/W

- AEDIE bit (Available edge detection interrupt enable)
When this bit is set to 1, an available edge detection interrupt is enabled.
- BCDIE bit (Bus conflict detection interrupt enable)
When this bit is set to 1, a bus conflict detection interrupt is enabled.
- PIBDIE bit (Priority interrupt bit detection interrupt enable)
When this bit is set to 1, a priority interrupt bit detection interrupt is enabled.

- **CF1MIE bit (Control field 1 match interrupt enable)**
When this bit is set to 1, a control field 1 match interrupt is enabled.
- **CF0MIE bit (Control field 0 match interrupt enable)**
When this bit is set to 1, a control field 0 match interrupt is enabled.
- **BFDIE bit (Break field low width detection interrupt enable)**
When this bit is set to 1, a break field low width detection interrupt is enabled.

22.2.8 SCIX Status Register (SXSTR)

Address: H'FF 0767

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	AEDF	BCDF	PIBDF	CF1MF	CF0MF	BDFD
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7, 6	—	Reserved	These bits are always read as 0. The write value should be 0.	—
5	AEDF	Available edge detection flag	[Setting condition] <ul style="list-style-type: none"> • Available edge is detected. [Clearing condition] <ul style="list-style-type: none"> • 1 is written to the AEDCL bit. 	R
4	BCDF	Bus conflict detection flag	[Setting condition] <ul style="list-style-type: none"> • Bus conflict is detected. [Clearing condition] <ul style="list-style-type: none"> • 1 is written to the BCDCL bit. 	R
3	PIBDF	Priority interrupt bit detection flag	[Setting condition] <ul style="list-style-type: none"> • Priority interrupt bit is detected. [Clearing condition] <ul style="list-style-type: none"> • 1 is written to the PIBDCL bit. 	R
2	CF1MF	Control field 1 match flag	[Setting condition] <ul style="list-style-type: none"> • Received control field 1 data agrees with the specified data. [Clearing condition] <ul style="list-style-type: none"> • 1 is written to the CF1MCL bit. 	R

Bit	Symbol	Bit Name	Description	R/W
1	CF0MF	Control field 0 match flag	[Setting condition] <ul style="list-style-type: none">Received control field 0 data agrees with the specified data. [Clearing condition] <ul style="list-style-type: none">1 is written to the CF0MCL bit.	R
0	BDFD	Break field low width detection flag	[Setting conditions] <ul style="list-style-type: none">Break field low width is detected.Break field low width has been output.SCIX timer underflows. [Clearing condition] <ul style="list-style-type: none">1 is written to the BFDCL bit.	R

22.2.9 SCIX Status Clear Register (SXSTCR)

Address: H'FF 0768


Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	AEDCL	BCDCL	PIBDCL	CF1MCL	CF0MCL	BFDCCL

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7, 6	—	Reserved	These bits are always read as 0. The write value should be 0.	—
5	AEDCL	AEDF clear	Setting this bit to 1 clears the AEDF bit in SXSTR. This bit is always read as 0.	R/W
4	BCDCL	BCDF clear	Setting this bit to 1 clears the BCDF bit in SXSTR. This bit is always read as 0.	R/W
3	PIBDCL	PIBDF clear	Setting this bit to 1 clears the PIBDF bit in SXSTR. This bit is always read as 0.	R/W
2	CF1MCL	CF1MF clear	Setting this bit to 1 clears the CF1MF bit in SXSTR. This bit is always read as 0.	R/W
1	CF0MCL	CF0MF clear	Setting this bit to 1 clears the CF0MF bit in SXSTR. This bit is always read as 0.	R/W
0	BFDCCL	BFDF clear	Setting this bit to 1 clears the BFDF bit in SXSTR. This bit is always read as 0.	R/W

22.2.10 SCIX Control Field 0 Data Register (SXCF0DR)

Address: H'FF 0769




Value after reset: 0 0 0 0 0 0 0 0

SXCF0DR is an 8-bit readable/writable register for storing control field 0 data for comparison.

22.2.11 SCIX Control Field 0 Compare Enable Register (SXCF0CR)

Address: H'FF 076A




Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	CF0CE7	Control field 0 bit 7 compare enable	0: Bit 7 comparison in control field 0 is disabled. 1: Bit 7 comparison in control field 0 is enabled.	R/W
6	CF0CE6	Control field 0 bit 6 compare enable	0: Bit 6 comparison in control field 0 is disabled. 1: Bit 6 comparison in control field 0 is enabled.	R/W
5	CF0CE5	Control field 0 bit 5 compare enable	0: Bit 5 comparison in control field 0 is disabled. 1: Bit 5 comparison in control field 0 is enabled.	R/W
4	CF0CE4	Control field 0 bit 4 compare enable	0: Bit 4 comparison in control field 0 is disabled. 1: Bit 4 comparison in control field 0 is enabled.	R/W
3	CF0CE3	Control field 0 bit 3 compare enable	0: Bit 3 comparison in control field 0 is disabled. 1: Bit 3 comparison in control field 0 is enabled.	R/W
2	CF0CE2	Control field 0 bit 2 compare enable	0: Bit 2 comparison in control field 0 is disabled. 1: Bit 2 comparison in control field 0 is enabled.	R/W
1	CF0CE1	Control field 0 bit 1 compare enable	0: Bit 1 comparison in control field 0 is disabled. 1: Bit 1 comparison in control field 0 is enabled.	R/W
0	CF0CE0	Control field 0 bit 0 compare enable	0: Bit 0 comparison in control field 0 is disabled. 1: Bit 0 comparison in control field 0 is enabled.	R/W

SXCF0CR is a register that specifies a control field 0 bit for comparison.

22.2.12 SCIX Control Field 0 Receive Data Register (SXCF0RR)

Address: H'FF 076B




Value after reset: 0 0 0 0 0 0 0 0 0

SXCF0RR is an 8-bit readable register for storing received control field 0 data. SXCF0RR cannot be written to by the CPU or DTC.

22.2.13 SCIX Primary Control Field 1 Data Register (SXPCF1DR)

Address: H'FF 076C




Value after reset: 0 0 0 0 0 0 0 0 0

SXPCF1DR is an 8-bit readable/writable register for storing primary comparison data for control field 1.

22.2.14 SCIX Secondary Control Field 1 Data Register (SXSCF1DR)

Address: H'FF 076D



Value after reset: 0 0 0 0 0 0 0 0 0

SXSCF1DR is an 8-bit readable/writable register for storing secondary comparison data for control field 1.

22.2.15 SCIX Control Field 1 Compare Enable Register (SXCF1CR)

Address: H'FF 076E


Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	CF1CE7	CF1CE6	CF1CE5	CF1CE4	CF1CE3	CF1CE2	CF1CE1	CF1CE0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	CF1CE7	Control field 1 bit 7 compare enable	0: Bit 7 comparison in control field 1 is disabled. 1: Bit 7 comparison in control field 1 is enabled.	R/W
6	CF1CE6	Control field 1 bit 6 compare enable	0: Bit 6 comparison in control field 1 is disabled. 1: Bit 6 comparison in control field 1 is enabled.	R/W
5	CF1CE5	Control field 1 bit 5 compare enable	0: Bit 5 comparison in control field 1 is disabled. 1: Bit 5 comparison in control field 1 is enabled.	R/W
4	CF1CE4	Control field 1 bit 4 compare enable	0: Bit 4 comparison in control field 1 is disabled. 1: Bit 4 comparison in control field 1 is enabled.	R/W
3	CF1CE3	Control field 1 bit 3 compare enable	0: Bit 3 comparison in control field 1 is disabled. 1: Bit 3 comparison in control field 1 is enabled.	R/W
2	CF1CE2	Control field 1 bit 2 compare enable	0: Bit 2 comparison in control field 1 is disabled. 1: Bit 2 comparison in control field 1 is enabled.	R/W
1	CF1CE1	Control field 1 bit 1 compare enable	0: Bit 1 comparison in control field 1 is disabled. 1: Bit 1 comparison in control field 1 is enabled.	R/W
0	CF1CE0	Control field 1 bit 0 compare enable	0: Bit 0 comparison in control field 1 is disabled. 1: Bit 0 comparison in control field 1 is enabled.	R/W

SXCF1CR is a register that specifies a control field 1 bit for comparison.

22.2.16 SCIX Control Field 1 Receive Data Register (SXCF1RR)

Address: H'FF 076F




Value after reset: 0 0 0 0 0 0 0 0

SXCF1RR is an 8-bit readable register for storing received control field 1 data. SXCF1RR cannot be written to by the CPU or DTC.

22.2.17 SCIX Timer Control Register (SXTCR)

Address: H'FF 0770



Value after reset: 0 0 0 0 0 0 0 0


Bit	Symbol	Bit Name	Description	R/W
7 to 1	—	Reserved	These bits are always read as 0. The write value should be 0.	—
0	TCST	Timer count start	0: SCIX timer stops counting. 1: SCIX timer starts counting.	R/W

- TCST bit (Timer count start)

When this bit is set to 1, the SCIX timer starts counting.

22.2.18 SCIX Timer Mode Register (SXTMR)

Address: H'FF 0771




Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is always read as 0. The write value should be 0.	—
6 to 4	TCSS[2:0]	Timer counting clock source select [2:0]*	000: ϕ 001: $\phi/2$ 010: $\phi/4$ 011: $\phi/8$ 100: $\phi/16$ 101: $\phi/32$ 110: $\phi/64$ 111: $\phi/128$	R/W
3	TWRC	Timer write control	0: Reload register and counter are written to. 1: Only reload register is written to.	R/W
2	—	Reserved	This bit is always read as 0. The write value should be 0.	—
1, 0	TOMS[1:0]	Timer operating mode select [1:0]*	00: Timer mode 01: Break field low width determination mode 10: Break field low width output mode 11: Setting prohibited	R/W

Note: * The TCSS[2:0] and TOMS[1:0] bits should be modified when the timer has stopped counting (TCST = 0).

- TCSS[2:0] bits (Timer counting clock source select [2:0])
Selects the clock source of SCIX timer counting.
- TWRC bit (Timer write control)
Selects whether only the reload register is to be written to or the reload register and counter are to be written to when SXTCNT and SXTPRE of the SCIX have been written to.
- TOMS[1:0] bits (Timer operating mode select [1:0])
Selects the SCIX timer operating mode.

22.2.19 SCIX Timer Prescaler Register (SXTPRE)

Address: H'FF 0772




Value after reset: 1 1 1 1 1 1 1 1

SXTPRE is composed of a reload register, read buffer, and counter, each of which is 8 bits and initialized to H'FF. The counter value is decremented per clock cycle selected by the TCSS[2:0] bits in SXTMR as the counting clock source, and the counter is loaded with the reload register value every time an underflow occurs. Underflows are supplied to the SXTCNT as the counting clock source. The reload register and read buffer share the same address; writing to the address writes the value to the reload register, whereas reading from the address returns the counter value transferred from the read buffer.

22.2.20 SCIX Timer Count Register (SXTCNT)

Address: H'FF 0773



Value after reset: 1 1 1 1 1 1 1 1

SXTCNT is composed of a reload register, read buffer, and counter, each of which is 8 bits and initialized to H'FF. The counter value is decremented every time SXTPRE underflows and the counter is loaded with the reload register value every time SXTCNT underflows. The reload register and read buffer share the same address; writing to the address writes the value to the reload register, whereas reading from the address returns the counter value transferred from the read buffer.

22.3 Operation

22.3.1 Start Frame Transmission

Figure 22.5 shows an operation example of transmitting a start frame consisting of the break field low width, control field 0, and control field 1. Figures 22.6 and 22.7 show flowcharts for transmitting a start frame.

The SCIX transmits a start frame in the following sequence. Steps 1 to 5 correspond to (1) to (5) in figure 22.5.

1. When 1 is written to the TCST bit in SXTCR with the timer operating mode set to break field low width output mode, the SCIX timer starts counting and a low level signal continues to be output via the TXDX pin for a period determined by SXCNT and SXPRES.
2. When the SCIX timer underflows, the TXDX pin output level is inverted and the BFDF bit in SXSTR is set to 1. Here, if the BFDIE bit in SXICR is 1, an SCIX0 interrupt is generated.
3. When 0 is written to the TCST bit in SXTCR, the SCIX timer stops counting and the control field 0 data is transmitted using the SCI3_X. After break field low width output, counting must be stopped before the next underflow occurs.
4. After completion of control field 0 data transmission, the control field 1 data is transmitted using the SCI3_X.
5. After completion of control field 1 data transmission, the information frame is transmitted and received using the SCI3_X.

The break field and control field 0 data should be omitted according to the start frame configuration.




Figure 22.6 Start Frame Transmission Flowchart Example (1)




Figure 22.7 Start Frame Transmission Flowchart Example (2)

22.3.2 Start Frame Reception

In the SCIX, a start frame with the kind of configuration shown in table 22.3 can be detected.

Table 22.3 Start Frame Configuration

Bit Setting		Start Frame Configuration			
BFE	CF0RE				
0	0				
0	1				
1	0				
1	1				

Figure 22.8 shows an operation example of receiving a start frame consisting of the break field low width, control field 0, and control field 1. Figures 22.9 and 22.10 show flowcharts for receiving a start frame. Figure 22.11 shows the state transitions of the SCIX.

The SCIX receives a start frame in the following sequence. Steps 1 to 5 correspond to (1) to (5) in figure 22.8.

1. When 1 is written to the SDST bit in SXCR3 with the timer operating mode set to break field low width determination mode, break field low width detection is possible. In this state, RXD input to the SCI3_X is disabled.
2. When a low level signal is input to the RXDX pin for a period equal to or longer than that determined by SXTCNT and SXTPRE of the SCIX timer, it is detected as the break field low width and the BFDL bit in SXSTR is set to 1. Here, if the BFDIE bit in SXICR is 1, an SCIX0 interrupt is generated.
3. After break field low width detection, when the RXDX pin input changes to a high level, the RXDSF bit in SXCR0 is set to 0 and the control field 0 data begins to be received using the SCI3_X.

- When the received control field 0 data agrees with the data set to SXCF0DR, the CF0MF bit in SXSTR is set to 1. Here, if the CF0MIE bit in SXICR is 1, an SCIX1 interrupt is generated. Then the control field 1 data begins to be received using the SCI3_X. When the received control field 0 data does not agree with the data set to SXCF0DR, the SCIX returns to the state prior to break field low width detection.
- When the received control field 1 data agrees with the data set to SXPCF1DR or SXSCF1DR, the CF1MF bit in SXSTR is set to 1. Here, if the CF1MIE bit in SXICR is 1, an SCIX1 interrupt is generated. Then the information frame is transmitted and received using the SCI3_X. When the received control field 1 data does not agree with the data set to SXPCF1DR or SXSCF1DR, the SCIX returns to the state prior to break field low width detection.

The break field and control field 0 data should be omitted according to the start frame configuration.




Figure 22.8 Start Frame Reception Example




Figure 22.9 Start Frame Reception Flowchart Example (1)




Figure 22.10 Start Frame Reception Flowchart Example (2)




Figure 22.11 State Transitions in Start Frame Reception

(1) Priority Interrupt Bit

Figure 22.12 shows an operation example of receiving a start frame using the priority interrupt bit. The priority interrupt bit is enabled by setting the PIBE bit in SXCR1 to 1.

The SCIX receives a start frame using the priority interrupt bit in the following sequence. Steps 1 to 5 correspond to (1) to (5) in figure 22.12.

Steps 1 to 4 are identical to those given in the start frame reception example shown in figure 22.8.

- When the data of the bit specified by the PIBS[2:0] bits in SXCR1 agrees with the data set to SXPCF1DR, the PIBDF bit in SXSTR is set to 1. Here, if the PIBDIE bit in SXICR is 1, an SCIX1 interrupt is generated. Then the information frame is transmitted and received using the SCI3_X. When the received control field 1 data does not agree with the data set to SXPCF1DR or SXSCF1DR, and the priority interrupt bit is also not detected, the SCIX returns to the state prior to break field low width detection.




Figure 22.12 Start Frame Reception Example (Using Priority Interrupt Bit)

22.3.3 Bus Conflict Detection

Bus conflict detection is available during break field low width output or data transmission using the SCI3_X.

Figure 22.13 shows an operation example of bus conflict detection. As shown, the TXDX pin output and the RXDX pin input are sampled based on the bus conflict detection clock. If they disagree with each other for three consecutive times, the BCDf bit in SXSTR is set to 1. Here, if the BCDIE bit in SXICR is 1, an SCIX2 interrupt is generated.




Figure 22.13 Bus Conflict Detection Example

22.3.4 RXDX Pin Input Digital Filter

The RXDX pin input signal can be internally provided via the digital filter circuit. The digital filter circuit is composed of three latches in series and a match detection circuit. The RXDX pin input signal is sampled based on the clock selected by the DFCS[2:0] bits in SXCR2, and when the levels of the outputs from the three latches are the same, the level is sent to the following stage. Otherwise, the previous level is retained. In other words, if the level of an RXDX pin input changes and that level is retained for three or more sampling clock cycles, it is recognized as a signal; however, if retained for less than three sampling clock cycles, it is recognized as noise, not as a signal change. Figure 22.14 shows an operation example of the digital filter circuit.




Figure 22.14 Digital Filter Circuit Operation Example

22.3.5 Bit Rate Measurement

For the signal input from the RXDX pin, the period between the rising and falling edges or the period between the falling and rising edges is measured. Figure 22.15 shows an operation example of bit rate measurement.

1. When 1 is written to the BRME bit in SXCR0, bit rate measurement is enabled. Set the BRME bit to 1 only when performing measurement. Even though the BRME bit is set to 1, bit rate measurement is not performed during the break field.
2. After break field low width detection, when the RXDX pin input changes to a high level, bit rate measurement is started.
3. After bit rate measurement has started, upon input of an available edge (rising edge or falling edge) from the RXDX pin, the timer retains the counter value at that time in the read buffer and reloads the counter. Here, if the AEDIE bit in SXICR is 1, an SCIX3 interrupt is generated. Retainment will be canceled when SXTCNT or SXTPRE is read from.
4. The bit rate is calculated from the counter value between available edges, and the bit rate can be adjusted by changing the settings of the SCI3_X. After a control field 1 match, write 0 to the BRME bit in SXCR0 if bit rate measurement is to be disabled.




Figure 22.15 Bit Rate Measurement Example

22.3.6 Interrupt Requests

The SCIX generates six interrupt requests: SCIX0 interrupt (break field low width detection), SCIX1 interrupt (control field 0 match, control field 1 match, or priority interrupt bit detection), SCIX2 interrupt (bus conflict detection), and SCIX3 interrupt (available edge detection) requests. When the interrupt sources are generated, the corresponding status flags are set to 1. Table 22.4 describes the interrupt requests.

Even when the SCIX functions are enabled, SCI3_X interrupt requests are generated. However, the RXI interrupt or ERI interrupt of SCI3_X is disabled while the start frame is being received since the RDRF bit of SSR is automatically cleared to 0. If the RXI interrupt or ERI interrupt of SCI3_X is used, set the RIE bit in SCR3 to 1 on completion of the start frame reception.

Table 22.4 SCIX Interrupt Requests

Interrupt Request	Status Flag	Interrupt Source
SCIX0 interrupt (break field low width detection)	BDF	<ul style="list-style-type: none"> Break field low width is detected for a period longer than that set for the SCIX timer. Break field low width has been output for a period set for the SCIX timer. SCIX timer underflows.
SCIX1 interrupt (control field 0 match)	CF0MF	Received control field 0 data agrees with the data set to SXCF0DR.
SCIX1 interrupt (control field 1 match)	CF1MF	Received control field 1 data agrees with the data set to SXPCF1DR or SXSCF1DR.
SCIX1 interrupt (priority interrupt bit detection)	PIBDF	Data of the bit specified as the priority interrupt bit agrees with the data set to SXPCF1DR.
SCIX2 interrupt (bus conflict detection)	BCDF	TXDX pin output and RXDX pin input are sampled based on the bus conflict detection clock and they disagree with each other for three consecutive times.
SCIX3 interrupt (available edge detection)	AEDF	Available edge is detected during bit rate measurement.

22.3.7 RXDX Receive Data Sampling Timing Selection

With the SCIX, the sampling timing of the RXDX pin receive data can be selected for the SCI3_X; specifically, the rising edge of the 8th, 10th, 12th, or 14th SCI3_X internal reference clock signal can be selected using the RTS[1:0] bits in SXCR2. When the ABCS bit in SEMR of the SCI3_X is 1, the rising edge of the 4th, 5th, 6th, or 7th SCI3_X internal reference clock signal can be selected. Figure 22.16 shows the RXDX receive data sampling timing.




Figure 22.16 RXDX Receive Data Sampling Timing

22.3.8 SCIX Timer

The SCIX timer has the following three modes.

(1) Break field low width output mode

In break field low width output mode, a low level signal is output as the break field low width via the TXDX pin in start frame transmission. Setting the TOMS[1:0] bits in SXTMR to B'10, respectively selects break field low width output mode. The counting clock source can be selected by the TCSS[2:0] bits in SXTMR. Writing 1 to the TCST bit in SXTCR drives the TXDX pin output low and starts the counting operation. When the SCIX timer underflows, the TXDX pin output is driven high and the BFDF bit in SXSTR is set to 1. Here, if the BFDIE bit in SXICR is 1, an SCIX0 interrupt is generated. Writing 0 to the TCST bit in SXTCR stops the counting operation of SXTPRE and SXCNT after reloading. After completion of break field low width output, stop the counting operation before the SCIX timer underflows again. Figure 22.17 shows an operation example in break field low width output mode.




Figure 22.17 Operation Example in Break Field Low Width Output Mode

(2) Break field low width determination mode

In break field low width determination mode, the break field low width input via the RXDX pin is determined in start frame reception. Setting the TOMS[1:0] bits in SXTMR to B'01, respectively selects break field low width determination mode. The counting clock source can be selected by the TCSS[2:0] bits in SXTMR. Writing 1 to the TCST bit in SXTCR enables break field low width determination. When a low level signal is input via the RXDX pin, determination is started. When a high level signal is then input via the RXDX pin, SXTPRE and SXTCNT are reloaded thus enabling break field low width determination. When the SCIX timer underflows during break field low width determination, the BDFD bit in SXSTR is set to 1. Here, if the BFDIE bit in SXICR is 1, an SCIX0 interrupt is generated. When the SCIX timer underflowing during data transmission/reception and generating an interrupt causes a problem, stop the SCIX timer after break field low width determination. Figure 22.18 shows an operation example in break field low width determination mode.




Figure 22.18 Operation Example in Break Field Low Width Determination Mode

(3) Timer mode

In timer mode, the internal clock cycles are counted as the counting clock source. Setting the TOMS[1:0] bits in SXTMR to B'00 selects timer mode. The counting clock source can be selected by the TCSS[2:0] bits in SXTMR. Writing 1 to the TCST bit in SXTCR starts the counting operation and writing 0 stops the counting operation. The SXTPRE value is decremented per cycle of the counting clock source input to SXTPRE. The SXTCNT value is decremented every time SXTPRE underflows. When the SCIX timer underflows, the BFDIE bit in SXSTR is set to 1. Here, if the BFDIE bit in SXICR is 1, an SCIX0 interrupt is generated.

22.4 Usage Note


22.4.1 Output for Pins on which the TXDX and RXDX Functions are Multiplexed

When the SHARPS bit in SXPCR is set to 1, the TXDX/RXDX pin can function as an output pin only in the following cases.

- When the TCST bit in SXTCR is set to 1 while the SCIX timer is in break field low width output mode (After the TCST bit in SXTCR has been set to 1 and before a low level signal is output, a high level signal will be output for a maximum of one cycle of the counting clock source.)
- When the TE bit in SCR3 is 1

22.4.2 Processing in Response to a SCI3_X Reception Error During Reception of a Start Frame

The RXI and ERI interrupts of SCI3_X cannot be used during reception of the start frame. Accordingly, reception errors must be detected by checking the error flags in the SSR of SCI3_X. On detection of a reception error, clear the error flag for SCI3_X and initialize the SCIX control unit by using the SCIXE bit in SXMER in accord with the example flow chart given as figure 22.19.



**Figure 22.19 Example of Flow for Reception Error Processing
(during Reception of a Start Frame)**

Section 23 CRC Operation Circuit

The cyclic redundancy check (CRC) operation circuit detects errors in data blocks.

23.1 Features

The features of the CRC operation circuit are listed below.

- CRC code generated for any desired data length in an 8-bit unit
- CRC operation executed on eight bits in parallel
- One of three generating polynomials selectable
- CRC code generation for LSB-first or MSB-first communication selectable
- Module standby function

Figure 23.1 shows a block diagram of the CRC operation circuit.




Figure 23.1 Block Diagram of CRC Operation Circuit

23.2 Register Descriptions

The CRC operation circuit has the following registers.

- CRC control register (CRCCR)
- CRC data input register (CRCDIR)
- CRC data output register (CRCDOR)

23.2.1 CRC Control Register (CRCCR)

CRCCR initializes the CRC operation circuit, switches the operation mode, and selects the generating polynomial.

Address: H'FF0780


Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	DORCLR	—	—	—	—	LMS	G[1:0]	

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	DORCLR	CRCDOR clear	Setting this bit to 1 clears CRCDOR to H'0000.	W
6 to 3	—	Reserved	These bits are read as 0. The write value should be 0.	—
2	LMS	CRC operation switch	<p>Selects CRC code generation for LSB-first or MSB-first communication.</p> <p>0: Performs CRC operation for LSB-first communication. The lower byte (bits 7 to 0) is first transmitted when CRCDOR contents (CRC code) are divided into two bytes to be transmitted in two parts.</p> <p>1: Performs CRC operation for MSB-first communication. The upper byte (bits 15 to 8) is first transmitted when CRCDOR contents (CRC code) are divided into two bytes to be transmitted in two parts.</p>	R/W
1, 0	G[1:0]	CRC generating polynomial select	<p>Selects the polynomial.</p> <p>00: Reserved</p> <p>01: $X^8 + X^2 + X + 1$</p> <p>10: $X^{16} + X^{15} + X^2 + 1$</p> <p>11: $X^{16} + X^{12} + X^5 + 1$</p>	R/W

23.2.2 CRC Data Input Register (CRCDIR)

Address: H'FF0781




Value after reset: 0 0 0 0 0 0 0 0

CRCDIR is an 8-bit readable/writable register, to which the bytes to be CRC-operated are written. The result is obtained in CRCDOR.

23.2.3 CRC Data Output Register (CRCDOR)

Address: H'FF0782



Value after reset: 0 0 0 0 0 0 0 0

Address: H'FF0783



Value after reset: 0 0 0 0 0 0 0 0

CRCDOR is a 16-bit readable/writable register that contains the result of CRC operation when the bytes to be CRC-operated are written to CRCDIR after CRCDOR is cleared. When the CRC operation result is additionally written to the bytes to which CRC operation is to be performed, the CRC operation result will be H'0000 if the data contains no CRC error. When bits 1 and 0 in CRCCR (G[1:0] bits) are set to B'01, the lower byte of this register contains the result.

23.3 CRC Operation Circuit Operation

The CRC operation circuit generates a CRC code for LSB-first/MSB-first communications. An example in which a CRC code for hexadecimal data H'F0 is generated using the $X^{16} + X^{12} + X^5 + 1$ polynomial with the G[1:0] bits in CRCCR set to B'11 is shown below.




Figure 23.2 LSB-First Data Transmission




Figure 23.3 MSB-First Data Transmission




Figure 23.4 LSB-First Data Reception




Figure 23.5 MSB-First Data Reception

23.4 Note on CRC Operation Circuit

Note that the sequence to transmit the CRC code differs between LSB-first transmission and MSB-first transmission.




Figure 23.6 LSB-First and MSB-First Transmit Data

23.5 Setting of Module Standby Function

The module standby control register can be used to disable or enable the CRC operation circuit. When the register has its initial value, the circuit is stopped. The registers become accessible when the circuit is released from the module standby state. For details, see section 6, Power-Down Modes.

Section 24 I²C Bus Interface 2 (IIC2)

The I²C bus interface 2 conforms to and provides a subset of the Philips I²C bus (inter-IC bus) interface functions. The register configuration that controls the I²C bus differs partly from the Philips configuration, however. Figure 24.1 shows a block diagram of the I²C bus interface 2. Figure 24.2 shows an example of I/O pin connections to external circuits.

Either the IIC2 or SSU incorporated in this LSI can be used at a time. Accordingly, when the IIC2 function is used, the SSU function is not available.

24.1 Features

- Selectable for I²C bus format or clock synchronous serial format
- Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent from each other, the continuous transmission/reception can be performed.

I²C Bus Format:

- Start and stop conditions generated automatically in master mode
- Selectable for acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function stored

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically. If transmission/reception is not yet possible, set the SCL to low until preparations are completed.

- Six interrupt sources

Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection. The DTC can be activated by the transmit-data-empty and receive-data-full interrupts.

- Direct bus drive possible

Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus drive function is selected.

Clock Synchronous Format:

- Four interrupt sources

Transmit-data-empty, transmit-end, receive-data-full, and overrun error. The DTC can be activated by the transmit-data-empty and receive-data-full interrupt sources.




Figure 24.1 Block Diagram of I²C Bus Interface 2




Figure 24.2 External Circuit Connections of I/O Pins

Table 24.1 summarizes the pin configuration used by the I²C bus interface 2.

Table 24.1 Pin Configuration

Pin Name	I/O	Function
SCL	I/O	IIC serial clock input/output
SDA	I/O	IIC serial data input/output

Note: When the IIC2 function is selected, the SCL and SDA pin functions should be assigned to the P57 and P56 pins using the PMC, respectively.

24.2 Register Descriptions

The IIC2 has the following registers.

- IIC2/SSU select register (ICSUSR)
- I²C bus control register 1 (ICCR1)
- I²C bus control register 2 (ICCR2)
- I²C bus mode register (ICMR)
- I²C bus interrupt enable register (ICIER)
- I²C bus status register (ICSR)
- I²C bus slave address register (SAR)
- I²C bus transmit data register (ICDRT)
- I²C bus receive data register (ICDRR)
- I²C bus shift register (ICDRS)

24.2.1 IIC2/SSU Select Register (ICSUSR)

Address: H'FF000B

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	SDADLY[1:0]		IICTS[1:0]		—	SELICSU

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7, 6	—	Reserved	These bits are read as 0. The write value should be 0.	—
5, 4	SDADLY[1:0]	SDA pin digital delay select	00: Digital delay of 3 cycles of ϕ 01: Digital delay of 11 cycles of ϕ 10: Digital delay of 19 cycles of ϕ 11: Do not make this setting.	R/W
3, 2	IICTS[1:0]	IIC transfer rate select	00: Rate is as set by the CKS[3:0] bits in ICCR1. 01: Rate is twice that set by the CKS[3:0] bits in ICCR1. 10: Rate is half that set by the CKS[3:0] bits in ICCR1. 11: Do not make this setting.	R/W
1	—	Reserved	This bit is read as 0. The write value should be 0.	—
0	SELICSU	IIC2/SSU module function select	0: IIC2 function is selected.* 1: SSU function is selected.	R/W

Note: * To select the IIC2 function, this bit should be set to 0 without fail.

24.2.2 I²C Bus Control Register 1 (ICCR1)

Address: H'FF05C8

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	ICE	RCVD	MST	TRS	CKS[3:0]			
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	ICE	I ² C bus interface 2 enable	0: This module is stopped. (SCL and SDA pins are set to port function.) 1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.)	R/W
6	RCVD	Reception disable	0: Enables next reception 1: Disables next reception	R/W
5	MST	Master/slave select	00: Slave receive mode 01: Slave transmit mode	R/W
4	TRS	Transmit/receive select	10: Master receive mode 11: Master transmit mode	R/W
3 to 0	CKS[3:0]	Transfer clock select 3 to 0	These bits should be set according to the necessary transfer rate (see table 24.2) in master mode.	R/W

- **RCVD bit (reception disable)**
Selects to enable or disable the next operation when MST is 1 and TRS is 0 and ICDRR is read.
- **MST bit (master/slave select) and TRS bit (transmit/receive select)**
In master mode with the I²C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. Modification of the TRS bit should be performed between transfer frames.
After data receive has been started in slave receive mode, when the first seven bits of the receive data agree with the slave address that is set to SAR and the eighth bit is 1, TRS is automatically set to 1. If an overrun error occurs in master mode with the clock synchronous serial format, MST is cleared to 0 and slave receive mode is entered.
Operating modes are described above according to MST and TRS combination. When clock synchronous serial format is selected and MST is 1, clock is output.

- CKS[3:0] bits (transfer clock select 3 to 0)

These bits should be set according to the necessary transfer rate (see table 24.2) in master mode. In slave mode, these bits are used for reservation of the data setup time in transmit mode. The time is $10 t_{cyc}$ when CKS3 = 0 and $20 t_{cyc}$ when CKS3 = 1.

Table 24.2 Transfer Rate

ICSUSR			ICCR1				Transfer Rate				
IICTS1	IICTS0	CKS3	CKS2	CKS1	CKS0	Clock	$\phi = 5$ MHz	$\phi = 8$ MHz	$\phi = 10$ MHz	$\phi = 16$ MHz	$\phi = 20$ MHz
0	0	0	0	0	0	$\phi/28$	179 kHz	286 kHz	357 kHz	571 kHz	714 kHz
						1	$\phi/40$	125 kHz	200 kHz	250 kHz	400 kHz
				1	0	$\phi/48$	104 kHz	167 kHz	208 kHz	333 kHz	417 kHz
					1	$\phi/64$	78.1 kHz	125 kHz	156 kHz	250 kHz	313 kHz
		1	0	0	0	$\phi/80$	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz
					1	$\phi/100$	50.0 kHz	80.0 kHz	100 kHz	160 kHz	200 kHz
			1	0	0	$\phi/112$	44.6 kHz	71.4 kHz	89.3 kHz	143 kHz	179 kHz
					1	$\phi/128$	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz
	1	0	0	0	0	$\phi/56$	89.3 kHz	143 kHz	179 kHz	286 kHz	357 kHz
					1	$\phi/80$	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz
			1	0	0	$\phi/96$	52.1 kHz	83.3 kHz	104 kHz	167 kHz	208 kHz
					1	$\phi/128$	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz
			1	0	0	$\phi/160$	31.3 kHz	50.0 kHz	62.5 kHz	100 kHz	125 kHz
					1	$\phi/200$	25.0 kHz	40.0 kHz	50.0 kHz	80.0 kHz	100 kHz
				1	0	$\phi/224$	22.3 kHz	35.7 kHz	44.6 kHz	71.4 kHz	89.3 kHz
					1	$\phi/256$	19.5 kHz	31.3 kHz	39.1 kHz	62.5 kHz	78.1 kHz

ICSUSR			ICCR1				Transfer Rate									
IICTS1	IICTS0	CKS3	CKS2	CKS1	CKS0	Clock	$\phi = 5$ MHz	$\phi = 8$ MHz	$\phi = 10$ MHz	$\phi = 16$ MHz	$\phi = 20$ MHz					
0	1	0	0	0	0	0	$\phi/28$	358 kHz	572 kHz	714 kHz	1142 kHz	1428 kHz				
						1	$\phi/40$	250 kHz	400 kHz	500 kHz	800 kHz	1000 kHz				
						1	0	$\phi/48$	208 kHz	334 kHz	416 kHz	666 kHz	834 kHz			
							1	$\phi/64$	156 kHz	250 kHz	312 kHz	500 kHz	626 kHz			
						1	0	0	0	$\phi/80$	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz	
									1	$\phi/100$	100 kHz	160 kHz	200 kHz	320 kHz	400 kHz	
									1	0	$\phi/112$	89 kHz	143 kHz	179 kHz	286 kHz	358 kHz
										1	$\phi/128$	78 kHz	125 kHz	156 kHz	250 kHz	312 kHz
	1	0	0	0	0	0	$\phi/56$	179 kHz	286 kHz	358 kHz	572 kHz	714 kHz				
						1	$\phi/80$	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz				
						1	0	$\phi/96$	104 kHz	167 kHz	208 kHz	334 kHz	416 kHz			
							1	$\phi/128$	78 kHz	125 kHz	156 kHz	250 kHz	312 kHz			
						1	0	0	0	$\phi/160$	63 kHz	100 kHz	125 kHz	200 kHz	250 kHz	
									1	$\phi/200$	50 kHz	80 kHz	100 kHz	160 kHz	200 kHz	
									1	0	$\phi/224$	45 kHz	71 kHz	89 kHz	143 kHz	179 kHz
										1	$\phi/256$	39 kHz	63 kHz	78 kHz	125 kHz	156 kHz
1	0	0	0	0	0	0	$\phi/28$	90 kHz	143 kHz	179 kHz	286 kHz	357 kHz				
						1	$\phi/40$	63 kHz	100 kHz	125 kHz	200 kHz	250 kHz				
						1	0	$\phi/48$	52 kHz	84 kHz	104 kHz	167 kHz	209 kHz			
							1	$\phi/64$	39 kHz	63 kHz	78 kHz	125 kHz	157 kHz			
						1	0	0	0	$\phi/80$	31 kHz	50 kHz	63 kHz	100 kHz	125 kHz	
									1	$\phi/100$	25 kHz	40 kHz	50 kHz	80 kHz	100 kHz	
									1	0	$\phi/112$	22 kHz	36 kHz	45 kHz	72 kHz	90 kHz
										1	$\phi/128$	20 kHz	31 kHz	39 kHz	63 kHz	78 kHz
	1	0	0	0	0	0	$\phi/56$	45 kHz	72 kHz	90 kHz	143 kHz	179 kHz				
						1	$\phi/80$	31 kHz	50 kHz	63 kHz	100 kHz	125 kHz				
						1	0	$\phi/96$	26 kHz	42 kHz	52 kHz	84 kHz	104 kHz			
							1	$\phi/128$	20 kHz	31 kHz	39 kHz	63 kHz	78 kHz			
						1	0	0	0	$\phi/160$	16 kHz	25 kHz	31 kHz	50 kHz	63 kHz	
									1	$\phi/200$	13 kHz	20 kHz	25 kHz	40 kHz	50 kHz	
									1	0	$\phi/224$	11 kHz	18 kHz	22 kHz	36 kHz	45 kHz
										1	$\phi/256$	10 kHz	16 kHz	20 kHz	31 kHz	39 kHz

24.2.3 I²C Bus Control Register 2 (ICCR2)

Address: H'FF05C9

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	BBSY	SCP	SDAO	SDAOP	SCLO	—	IICRST	—

Value after reset: 0 1 1 1 1 1 0 1

Bit	Symbol	Bit Name	Description	R/W
7	BBSY* ¹ * ³	Bus busy	This bit enables to confirm whether the I ² C bus is occupied or released and to issue start/stop conditions in master mode. With the clock synchronous serial format, this bit has no meaning. With the I ² C bus format, this bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. This bit is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Follow this procedure when also re-transmitting a start condition. Write 0 in BBSY and 0 in SCP to issue a stop condition. To issue start/stop conditions, use the MOV instruction.	R/W
6	SCP* ³	Start/stop condition issue disable	The SCP bit controls the issue of start/stop conditions in master mode. To issue a start condition, write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit is always read as 1. If 1 is written, the data is not stored.	R/W
5	SDAO* ³	SDA output value control	This bit is used with SDAOP (bit 4) when modifying output level of SDA. This bit should not be manipulated during transfer. Writing 1 to the IICRST bit sets this bit to 1. 0: When reading, SDA pin outputs low. When writing, SDA pin is changed to output low. 1: When reading, SDA pin outputs high. When writing, SDA pin is changed to output Hi-Z (outputs high by external pull-up resistance).	R/W

Bit	Symbol	Bit Name	Description	R/W
4	SDAOP	SDAO write protect	This bit controls change of output level of the SDA pin by modifying the SDAO bit. To change the output level, clear SDAO and SDAOP to 0 or set SDAO to 1 and clear SDAOP to 0 by the MOV instruction. This bit is always read as 1.	R/W
3	SCLO	SCL output level monitor	This bit monitors SCL output level. When reading and SCLO is 1, SCL pin outputs high. When reading and SCLO is 0, SCL pin outputs low. Writing 1 to the IICRST bit sets this bit to 1.	R
2	—	Reserved	This bit is read as 1. The write value should be 1.	—
1	IICRST* ²	IIC control part reset	This bit resets the control part except for I ² C registers. If this bit is set to 1 when hang-up occurs because of communication failure during I ² C operation, I ² C control part can be reset without setting ports and initializing registers.	R/W
0	—	Reserved	This bit is read as 1. The write value should be 1.	—

- Notes:
1. In standby mode, the BBSY bit in ICCR2 is reset.
 2. Clear IICRST to 0 by software since this bit is not cleared automatically.
 3. Writing to this bit is invalid during a reset due to setting the IICRST bit in ICCR2 to 1.

24.2.4 I²C Bus Mode Register (ICMR)

Address: H'FF05CA

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	MLS	WAIT	—	—	BCWP	BC[2:0]		

Value after reset: 0 0 0 1 1 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	MLS	MSB-first/LSB-first select	0: Transfer in MSB-first* 1: Transfer in LSB-first	R/W
6	WAIT	Wait insertion	0: Data and acknowledge bits are transferred consecutively with no wait inserted. 1: After the fall of the clock for the final data bit, low period is extended for two transfer clocks.	R/W
5	—	Reserved	This bit is read as 0. The write value should be 0.	—
4	—	Reserved	This bit is read as 1. The write value should be 1.	—
3	BCWP	BC write protect	0: When writing, modifying BC[2:0] values is valid. 1: When writing, modifying BC[2:0] values is invalid.	R/W
2 to 0	BC[2:0]	Bit counter 2 to 0	I ² C Bus Format Clock Synchronous Serial Format	R/W
		0	000: 9 bits 000: 8 bits 001: 2 bits 001: 1 bits 010: 3 bits 010: 2 bits 011: 4 bits 011: 3 bits 100: 5 bits 100: 4 bits 101: 6 bits 101: 5 bits 110: 7 bits 110: 6 bits 111: 8 bits 111: 7 bits	

Note: * Set this bit to 0 when the I²C bus format is used.

- **WAIT bit (wait insertion)**

In master mode with the I²C bus format, this bit selects whether to insert a wait after data transfer except the acknowledge bit. When WAIT is set to 1, after the fall of the clock for the final data bit, low period is extended for two transfer clocks. If WAIT is cleared to 0, data and acknowledge bits are transferred consecutively with no wait inserted.

The setting of this bit is invalid in slave mode with the I²C bus format or with the clock synchronous serial format.

- **BCWP bit (BC write protect)**

Controls the BC[2:0] modifications. When modifying BC[2:0], this bit should be cleared to 0 and use the MOV instruction. In clock synchronous serial mode, BC should not be modified.

- **BC[2:0] bits (bit counter 2 to 0)**

Specifies the number of bits to be transferred next. When read, the remaining number of transfer bits is indicated. With the I²C bus format, the data is transferred with one additional acknowledge bit. Bits BC[2:0] should be set during an interval between transfer frames. If bits BC[2:0] are set to a value other than 000, the setting should be made while the SCL pin is low. The value automatically returns to 000 at the end of a data transfer, including the acknowledge bit. With the clock synchronous serial format, these bits should not be modified.

24.2.5 I²C Bus Interrupt Enable Register (ICIER)

Address: H'FF05CB

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	TIE	Transmit interrupt enable	0: Transmit data empty interrupt request (TXI) is disabled. 1: Transmit data empty interrupt request (TXI) is enabled.	R/W
6	TEIE	Transmit end interrupt enable	0: Transmit end interrupt request (TEI) is disabled. 1: Transmit end interrupt request (TEI) is enabled.	R/W

Bit	Symbol	Bit Name	Description	R/W
5	RIE	Receive interrupt enable	0: Receive data full interrupt request (RXI) is disabled. 1: Receive data full interrupt request (RXI) is enabled.	R/W
4	NAKIE	NACK receive interrupt enable	0: NACK receive interrupt request (NAKI) and overrun error interrupt request (ERI) with the clock synchronous format are disabled. 1: NACK receive interrupt request (NAKI) and overrun error interrupt request (ERI) with the clock synchronous format are enabled.	R/W
3	STIE	Stop condition detection interrupt enable	0: Stop condition detection interrupt request (STPI) is disabled. 1: Stop condition detection interrupt request (STPI) is enabled.	R/W
2	ACKE	Acknowledge bit judgment select	0: The value of the receive acknowledge bit is ignored, and continuous transfer is performed. 1: If the receive acknowledge bit is 1, continuous transfer is stopped.	R/W
1	ACKBR	Receive acknowledge	0: Receive acknowledge = 0 1: Receive acknowledge = 1	R
0	ACKBT	Transmit acknowledge	0: 0 is sent at the acknowledge timing. 1: 1 is sent at the acknowledge timing.	R/W

- TIE bit (transmit interrupt enable)

When the TDRE bit in ICSR is set to 1, this bit enables or disables the transmit data empty interrupt (TXI).

- TEIE bit (transmit end interrupt enable)

This bit enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.

- RIE bit (receive interrupt enable)

This bit enables or disables the receive data full interrupt request (RXI) when a receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.

- **NAKIE bit (NACK receive interrupt enable)**
This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clock synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0.
- **STIE bit (stop condition detection interrupt enable)**
This bet should be set to 1 while the STOP bit in ICSR is 0.
- **ACKBR bit (receive acknowledge)**
In transmit mode, this bit stores the acknowledge data that are returned by the receive device. This bit cannot be modified.
- **ACKBT bit (transmit acknowledge)**
In receive mode, this bit specifies the bit to be sent at the acknowledge timing.

24.2.6 I²C Bus Status Register (ICSR)

Address: H'FF05CC

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TDRE	TEND	RDRF	NACKF	STOP	AL_OVE	AAS	ADZ

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	TDRE	Transmit data empty flag	<p>[Setting conditions]</p> <ul style="list-style-type: none"> When data is transferred from ICDRT to ICDRS and ICDRT becomes empty When TRS is set When a start condition (including re-transfer) has been issued When transmit mode is entered from receive mode in slave mode When 1 is written to the IICRST bit in ICCR2 in master transmit or slave transmit mode <p>[Clearing conditions]</p> <ul style="list-style-type: none"> When 0 is written in TDRE after reading TDRE = 1 When data is written to ICDRT with an instruction When the DTC transfers data to ICDRT by a TXI interrupt request, and the DTC settings satisfy the flag clearing conditions. 	R/W
6	TEND	Transmit end flag	<p>[Setting conditions]</p> <ul style="list-style-type: none"> When the ninth clock of SCL rises with the I²C bus format while the TDRE flag is 1 When the final bit of transmit frame is sent with the clock synchronous serial format <p>[Clearing conditions]</p> <ul style="list-style-type: none"> When 0 is written in TEND after reading TEND = 1 When data is written to ICDRT with an instruction 	R/W

Bit	Symbol	Bit Name	Description	R/W
5	RDRF	Receive data register full flag	<p>[Setting condition]</p> <ul style="list-style-type: none"> When a receive data is transferred from ICDRS to ICRR <p>[Clearing conditions]</p> <ul style="list-style-type: none"> When 0 is written in RDRF after reading RDRF = 1 When ICRR is read with an instruction When the DTC transfers data to ICRR by an RXI interrupt request, and the DTC settings satisfy the flag clearing conditions. 	R/W
4	NACKF	No acknowledge detection flag	<p>[Setting condition]</p> <ul style="list-style-type: none"> When no acknowledge is detected from the receive device in transmission while the ACKIE bit in ICIE is 1 <p>[Clearing condition]</p> <ul style="list-style-type: none"> When 0 is written in NACKF after reading NACKF = 1 	R/W
3	STOP	Stop condition detection flag	<p>[Setting condition]</p> <ul style="list-style-type: none"> When a stop condition is detected after frame transfer end <p>[Clearing condition]</p> <ul style="list-style-type: none"> When 0 is written in STOP after reading STOP = 1 	R/W
2	AL_OVE	Arbitration lost flag/overrun error flag	<p>[Setting conditions]</p> <ul style="list-style-type: none"> If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode When the SDA pin outputs high in master mode while a start condition is detected When the final bit is received with the clock synchronous format while RDRF = 1 <p>[Clearing condition]</p> <ul style="list-style-type: none"> When 0 is written in AL/OVE after reading AL/OVE = 1 	R/W

Bit	Symbol	Bit Name	Description	R/W
1	AAS	Slave address recognition flag	<p>[Setting conditions]</p> <ul style="list-style-type: none"> When the slave address is detected in slave receive mode When the general call address is detected in slave receive mode. <p>[Clearing condition]</p> <ul style="list-style-type: none"> When 0 is written in AAS after reading AAS = 1 	R/W
0	ADZ	General call address recognition flag	<p>This bit is enabled in slave receive mode with I²C bus R/W format.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> When the general call address is detected in slave receive mode <p>[Clearing condition]</p> <ul style="list-style-type: none"> When 0 is written in ADZ after reading ADZ = 1 	

Notes: In standby mode, ICSR is reset.

* The DTC clears the peripheral module flags when all of the following three conditions are satisfied.

1. When the DISEL bit is 0.
2. When the transfer counter is not 0. (DTC transfer count register A (CRA) in normal mode and repeat mode, or DTC transfer count register B (CRB) in block mode)
3. When chain transfer is not used.

- AL_OVE bit (arbitration lost flag/overflow error flag)

This flag indicates that arbitration was lost in master mode with the I²C bus format and that the final bit has been received while RDRF = 1 with the clock synchronous format.

When two or more master devices attempt to seize the bus at nearly the same time, if the I²C bus interface detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been taken by another master.

- AAS bit (slave address recognition flag)

In slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA[6:0] in SAR.

24.2.7 Slave Address Register (SAR)

Address: H'FF05CD


Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	SVA[6:0]							FS
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7 to 1	SVA[6:0]	Slave address 6 to 0	These bits set a unique address in bits SVA[6:0], differing from the addresses of other slave devices connected to the I ² C bus.	R/W
0	FS	Format select	0: I ² C bus format is selected. 1: Clock synchronous serial format is selected.	R/W

SAR selects the format and sets the slave address. When SAR is in slave mode with the I²C bus format, if the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, SAR operates as the slave device.

24.2.8 I²C Bus Transmit Data Register (ICDRT)

Address: H'FF05CE




Value after reset: 1 1 1 1 1 1 1 1

ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects the space in the shift register (ICDRS), it transfers the transmit data which is written in ICDRT to ICDRS and starts transferring data. If the next transfer data is written to ICDRT during transferring data of ICDRS, continuous transfer is possible. If the MLS bit of ICMR is set to 1 and when the data is written to ICDRT, the MSB/LSB inverted data is read. The initial value of ICDRT is H'FF. ICDRT is reset in standby mode.

24.2.9 I²C Bus Receive Data Register (ICDRR)

Address: H'FF05CF




Value after reset: 1 1 1 1 1 1 1 1

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register. The initial value of ICDRR is H'FF. ICDRR is reset in standby mode.

24.2.10 I²C Bus Shift Register (ICDRS)

Address: —



Value after reset: — — — — — — — —

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after data of one byte is received. This register cannot be read directly from the CPU. ICDRS is reset in standby mode.

24.3 Operation

The I²C bus interface 2 can communicate either in I²C bus mode or clock synchronous serial mode by setting FS in SAR.

24.3.1 I²C Bus Format

Figure 24.3 shows the I²C bus formats. Figure 24.4 shows the I²C bus timing. The first frame following a start condition always consists of 8 bits.




Figure 24.3 I²C Bus Formats




Figure 24.4 I²C Bus Timing

[Legend]

S: Start condition. The master device drives SDA from high to low while SCL is high.

SLA: Slave address

$\overline{R/\overline{W}}$: Indicates the direction of data transfer: from the slave device to the master device when $\overline{R/\overline{W}}$ is 1, or from the master device to the slave device when $\overline{R/\overline{W}}$ is 0.

A: Acknowledge. The receive device drives SDA to low.

DATA: Transfer data

P: Stop condition. The master device drives SDA from low to high while SCL is high.

24.3.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, see figures 24.5 and 24.6. The transmission procedure and operations in master transmit mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS[3:0] bits in ICCR1 to 1. (Initial setting)
2. Read the BBSY flag in ICCR2 to confirm that the bus is released. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using MOV instruction. (Start condition issued) This generates the start condition.
3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data show the slave address and $\overline{R/\overline{W}}$) to ICDRT. At this time, TDRE is automatically cleared to 0, and data is transferred from ICDRT to ICDRS. TDRE is set again.
4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKF in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF.

7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.




Figure 24.5 Master Transmit Mode Operation Timing (1)




Figure 24.6 Master Transmit Mode Operation Timing (2)

24.3.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, see figures 24.7 and 24.8. The reception procedure and operations in master receive mode are shown below.

1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master transmit mode to master receive mode. Then, clear the TDRE bit to 0.
2. When ICDRR is read (dummy read), reception is started. And the receive clock is output to receive data in synchronization with the internal clock. The master device outputs the level specified by ACKBT in ICIER to SDA at the 9th receive clock pulse.
3. After the reception of first frame data is completed, the RDRF bit in ICSR is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0.
4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is fixed low until ICDRR is read.
5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stop condition.
7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
8. The operation returns to the slave receive mode.




Figure 24.7 Master Receive Mode Operation Timing (1)




Figure 24.8 Master Receive Mode Operation Timing (2)

24.3.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, see figures 24.9 and 24.10.

The transmission procedure and operations in slave transmit mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS[3:0] bits in ICCR1 to 1 (Initial setting). Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA at the rise of the 9th clock pulse. At this time, if the 8th bit data (R/\overline{W}) is 1, the TRS and ICSR bits in ICCR1 are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1, with TDRE = 1. When TEND is set, clear TEND.
4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is released.
5. Clear TDRE.




Figure 24.9 Slave Transmit Mode Operation Timing (1)




Figure 24.10 Slave Transmit Mode Operation Timing (2)

24.3.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For slave receive mode operation timing, see figures 24.11 and 24.12. The reception procedure and operations in slave receive mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS[3:0] bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA at the rise of the 9th clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (Since the read data show the slave address + R/\overline{W} , it is not used.)
3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is set to 1, SCL is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR, which is returned to the master device, is reflected to the next transmit frame.
4. The last byte data is read by reading ICDRR.




Figure 24.11 Slave Receive Mode Operation Timing (1)




Figure 24.12 Slave Receive Mode Operation Timing (2)

24.3.6 Clock Synchronous Serial Format

This module can be operated with the clock synchronous serial format by setting the FS bit in SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When MST is 0, the external clock input is selected.

(1) Data Transfer Format

Figure 24.13 shows the clock synchronous serial transfer format.

The transfer data is output from the rise to the fall of the SCL clock, and the data at the rising edge of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer: in either the MSB first or LSB first. The output level of SDA can be changed during the transfer wait by the SDAO bit in ICCR2.




Figure 24.13 Clock Synchronous Serial Transfer Format

(2) Transmit Operation

In transmit mode, transmit data is output from SDA in synchronization with the fall of the transfer clock. The transfer clock is output when MST in ICCR1 is 1 and is input when MST is 0. For transmit mode operation timing, see figure 24.14. The transmission procedure and operations in transmit mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS[3:0] bits in ICCR1 to 1 (Initial setting).
2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When changing from transmit mode to receive mode, clear TRS while TDRE is set to 1.




Figure 24.14 Transmit Mode Operation Timing

(3) Receive Operation

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when MST in ICCR1 is 1 and is input when MST is 0. For receive mode operation timing, see figure 24.15. The reception procedure and operations in receive mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS[3:0] bits in ICCR1 to 1 (Initial setting).
2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.
3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is continually output. The continuous reception is performed by reading ICDRR every time RDRF is set. When the 8th clock is risen while RDRF is set to 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.
4. To stop receiving when MST = 1, read ICDRR after setting RCVD in ICCR1 to 1. Then, SCL is fixed high after receiving the next byte data.




Figure 24.15 Receive Mode Operation Timing

24.3.7 Noise Filter Circuit

The signal state on the SCL and SDA pins are internally latched via the noise filter circuit. Figure 24.16 shows a block diagram of the noise filter circuit.

The noise filter consists of two cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the system clock. When both outputs of the latches match, its level is output to other blocks by the match detector circuit. If they do not match, the previous value is held.




Figure 24.16 Block Diagram of Noise Filter Circuit

24.3.8 Example of Use

Flowcharts in respective modes that use the I²C bus interface 2 are shown in figures 24.17 to 24.20.




Figure 24.17 Sample Flowchart for Master Transmit Mode




Figure 24.18 Sample Flowchart for Master Receive Mode





Figure 24.19 Sample Flowchart for Slave Transmit Mode



Supplementary explanation: When one byte is received, steps [2] to [6] are skipped after step [1] before jumping to step [7]. The step [8] is dummy-read in ICDRR.

Figure 24.20 Sample Flowchart for Slave Receive Mode

24.3.9 Selecting Digital Delay for the SDA Pin

The SDADLY[1:0] bits in ICSUSR can be used to select the digital delay for the signal on the SDA pin. Figure 24.21 shows examples of operation with digital delay on the SDA pin.




Figure 24.21 Examples of Operation with Digital Delay on the SDA Pin

24.4 Interrupt Request

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK detection, STOP condition detection, and arbitration lost/overrun error. Table 24.3 shows the contents of each interrupt request.

Table 24.3 Interrupt Requests

Interrupt Request	Abbreviation	Interrupt Condition	I ² C Mode	Clock Synchronous Mode
Transmit Data Empty	TXI	(TDRE=1) · (TIE=1)	○	○
Transmit End	TEI	(TEND=1) · (TEIE=1)	○	○
Receive Data Full	RXI	(RDRF=1) · (RIE=1)	○	○
STOP Condition Detection	STPI	(STOP=1) · (STIE=1)	○	×
NACK Detection	NAKI	{(NACKF=1)+(AL=1)} · (NAKIE=1)	○	×
Arbitration Lost/ Overrun Error			○	○

When an exception processing is executed under interrupt conditions described in table 24.3, interrupt sources should be cleared in the exception processing. TDRE and TEND are automatically cleared to 0 by writing the transmit data to ICDRT. RDRF are automatically cleared to 0 by reading ICDRR. TDRE is set to 1 again at the same time when transmit data is written to ICDRT. When TDRE is cleared to 0, then an excessive data of one byte may be transmitted.

The DTC can be activated by a TXI interrupt request to transfer data. The TDRE flag is automatically cleared upon data transfer by the DTC. The DTC can also be activated by an RXI interrupt request to transfer data. The RDRF flag is automatically cleared to 0 upon data transfer by the DTC.

24.5 Bit Synchronous Circuit

In master mode, this module has a possibility that high level period may be shortened in the two states described below.

- When SCL is driven to low by the slave device
- When the rising speed of SCL is lowered by the load of the SCL line (load capacitance or pull-up resistance)

Therefore, it monitors SCL and communicates by bit with synchronization.

Figure 24.22 shows the timing of the bit synchronous circuit and table 24.4 shows the time when SCL output changes from low to Hi-Z and then SCL is monitored.




Figure 24.22 The Timing of the Bit Synchronous Circuit

Table 24.4 Time for Monitoring SCL

CKS3	CKS2	Time for Monitoring SCL
0	0	7.5 t _{cy}
	1	19.5 t _{cy}
1	0	17.5 t _{cy}
	1	41.5 t _{cy}

24.6 Usage Notes

24.6.1 SCL and SDA pins selected by PMC

This LSI incorporates the IIC2 and SSU modules, one of which module functions should be selected by the SELICSU bit in ICSUSR. Therefore, when assigning the pin functions using the peripheral function mapping controller (PMC), the SCL and SDA pin functions should be assigned to the P56 and P57 pins when the IIC2 function is selected. If these pin functions are assigned to other pins, correct operation cannot be guaranteed.

24.6.2 Restriction on Use of Bit Manipulation Instructions to Set MST and TRS in Multi-Master Usage

When master transmission is selected by consecutively manipulating the MST and TRS bits in multi-master usage, an arbitration loss during execution of the bit-manipulation instruction for TRS leads to the contradictory situation where AL in ICSR is 1 in master transmit mode (MST = 1, TRS = 1).

Ways to avoid this effect are listed below.

- Use the MOV instruction to set MST and TRS when used in multi-master mode.
- When arbitration is lost, confirm that MST = 0 and TRS = 0. If the setting of MST = 0 and TRS = 0 is not confirmed, then set MST = 0 and TRS = 0 again.

24.6.3 Point for Caution Regarding the I²C Bus Format in Master Transmit Mode and Master Receive Mode

When the interface is used with the I²C bus format in master transmit mode, a stop condition may not be issued normally. This depends on the time the stop condition is issued by setting of the ACKE bit in ICIER (acknowledge bit judgment select). To avoid this situation, confirm the falling edge of the ninth cycle of the SCL signal before the stop condition is issued.

On the other hand, when the interface is used with the I²C bus format in master receive mode, an overlap between issuing of the stop condition or re-issuing of the start condition and the falling edge of the ninth cycle of the SCL signal leads to output of a tenth cycle of SCL. To avoid this situation, on completion of the transfer of a byte in master receive mode (the RDRF bit in ICSR is set to 1), only issue the stop condition or reissue the start condition after having confirmed the falling edge of the ninth cycle of SCL.

Confirm the falling edge of the ninth cycle of SCL by confirming that the SCLO bit in ICCR2 (SCL output level monitor) is 0 (low-level output on the SCL pin).

24.6.4 Point for Caution regarding Access to the ICE Bit in ICCR1 and the IICRST Bit in ICCR2 during I²C Bus Operations

Writing 0 to the ICE bit in ICCR1 or 1 to the IICRST bit in ICCR2 in any of situations 1 to 4 below during I²C bus operations leads to the BBSY bit in ICCR2 and the STOP bit in ICSR becoming undefined.

1. This module holds the I²C bus mastership in master transmit mode (MST = 1 and TRS = 1 in ICCR1).
2. This module holds the I²C bus mastership in master receive mode (MST = 1 and TRS = 0 in ICCR1).
3. This module is transmitting data in slave transmit mode (MST = 0 and TRS = 1 in ICCR1).
4. This module is transmitting an acknowledge signal in slave receive mode (MST = 0 and TRS = 0 in ICCR1).

The undefined state of the BBSY bit in ICCR2 can be resolved through any suitable method from the list below.

- Input a start condition (SCL at the high level and a falling edge on SDA). This sets the BBSY bit in ICCR2 to 1.
- Input a stop condition (SCL at the high level and a rising edge on SDA). This clears the BBSY bit in ICCR2 to 0.
- If operation is in master transmit mode, issue a start condition by writing 1 to the BBSY bit and 0 to the SCP bit in ICCR2. The BBSY bit will be set to 1 on output of the start condition (SCL at the high level and a falling edge on SDA).
- In master transmit mode or master receive mode, while the SDA line is at the low level and devices other than this module are not holding the SCL line at the low level, issue a stop condition by writing 0 to the BBSY and SCP bits in ICCR2. The BBSY bit will be cleared to 0 on output of the stop condition (SCL at the high level and a rising edge on SDA).
- Write 1 to the FS bit in the SAR. This clears the BBSY bit in ICCR2 to 0.

Section 25 Synchronous Serial Communication Unit (SSU)

Note: In this section, the synchronous serial communication unit is abbreviated as SSU for convenience.

The synchronous serial communication unit (SSU) can handle clocked synchronous serial data communication.

Figure 25.1 shows a block diagram of the SSU.

Either the SSU or IIC2 incorporated in this LSI can be used at a time. Accordingly, when the SSU function is used, the IIC2 function is not available.

25.1 Features

- Can be operated in clocked synchronous communication mode or four-line bus communication mode (including bidirectional communication mode)
- Can be operated as a master or a slave device
- Choice of seven internal clocks ($\phi/256$, $\phi/128$, $\phi/64$, $\phi/32$, $\phi/16$, $\phi/8$, $\phi/4$) and an external clock as a clock source
- Clock polarity and phase of SSCK can be selected
- Choice of data transfer direction (MSB-first or LSB-first)
- Receive error detection: overrun error
- Multimaster error detection: conflict error
- Five interrupt sources: transmit-end, transmit-data-empty, receive-data-full, overrun error, and conflict error. The DTC can be activated by the transmit-data-empty and receive-data-full interrupts.
- The transmitter and receiver with buffer structure allow continuous transmission and reception of serial data.




Figure 25.1 Block Diagram of SSU

Table 25.1 shows the pin configuration of the SSU.

Table 25.1 Pin Configuration

Pin Name	I/O	Function
SSCK	I/O	SSU clock input/output
SSI	I/O	SSU data input/output
SSO	I/O	SSU data input/output
$\overline{\text{SCS}}$	I/O	SSU chip select input/output

25.2 Register Descriptions

The SSU has the following registers.

- IIC2/SSU select register (ICSUSR)
- SS control register H (SSCRH)
- SS control register L (SSCRL)
- SS mode register (SSMR)
- SS mode register 2 (SSMR2)
- SS enable register (SSER)
- SS status register (SSSR)
- SS receive data register (SSRDR)
- SS transmit data register (SSTDR)
- SS shift register (SSTRSR)

25.2.1 IIC2/SSU Select Register (ICSUSR)

Address: H'FF000B

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	SELICSU
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7 to 1	—	Reserved	These bits are read as 0. The write value should be 0.	—
0	SELICSU	IIC2/SSU module function select	0: IIC2 function is selected. 1: SSU function is selected.*	R/W

Note: * To select the SSU function, this bit should be set to 1 without fail.

25.2.2 SS Control Register H (SSCRH)

Address: H'FF05C8

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	RSSTP	MSB	—	—	CKS[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is read as 0. The write value should be 0.	—
6	RSSTP	Receive single stop	0: After receiving 1 byte of data, reception continues. 1: After receiving 1 byte of data, reception ends.*	R/W
5	MSS	Master/slave device select	0: Operates as a slave device 1: Operates as a master device	R/W
4, 3	—	Reserved	These bits are read as 0. The write value should be 0.	—
2 to 0	CKS[2:0]	Transfer clock rate select	000: $\phi/256$ 001: $\phi/128$ 010: $\phi/64$ 011: $\phi/32$ 100: $\phi/16$ 101: $\phi/8$ 110: $\phi/4$ 111: Reserved	R/W

Note: * The setting of the RSSTP bit is invalid when the MSS bit is cleared to 0.

- **MSS bit (master/slave device select)**
Selects whether this module is used as a master device or a slave device. When this module is used as a master device, transfer clock is output from the SSCK pin. When the CE bit in SSSR is set, this bit is automatically cleared.
- **CKS[2:0] bits (transfer clock rate select)**
Sets transfer clock rate (prescaler division ratio) when the internal clock is selected.

25.2.3 SS Control Register L (SSCRL)

Address: H'FF05C9

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	SOL	SOLP	—	—	SRES	—

Value after reset: 0 1 1 1 1 1 0 1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is read as 0. The write value should be 0.	—
6	—	Reserved	This bit is read as 1. The write value should be 1.	—
5	SOL* ¹	Serial data output level setting	0: When reading, serial data output level is low. When writing, serial data output level is changed to low. 1: When reading, serial data output level is high. When writing, serial data output level is changed to high.	R/W
4	SOLP	SOL write protect	0: When writing, output level can be changed according to the value of the SOL bit. 1: When reading, this bit is always read as 1. When writing, modifying to the SOL bit is invalid.	—
3, 2	—	Reserved	These bits are read as 1. The write value should be 1.	—
1	SRES	Software reset	0: Does not reset. 1: The SSU internal sequencer is forcibly reset.* ²	R/W
0	—	Reserved	This bit is read as 1. The write value should be 1.	—

- Notes:
1. When the output level is changed, the SOLP bit (bit4) should be cleared to 0 and the MOV instruction should be used. If this bit is written during data transfer, erroneous operation may occur. Therefore this bit must not be manipulated during transmission.
 2. This bit should always be cleared by software as this bit is not cleared automatically.

- SOL bit (serial data output level setting)

Although the value in the last bit of transmit data is retained in the serial data output after the end of transmission, the output level of serial data can be changed by manipulating this bit before or after transmission.

- SOLP bit (SOL write protect)

When output level of serial data is changed, the MOV instruction is used to set the SOL bit to 1 and clear this bit to 0 or to clear the SOL bit and this bit to 0.

- SRES bit (software reset)

When this bit is set to 1, the SSU internal sequencer is forcibly reset. The register value in the SSU is retained.

25.2.4 SS Mode Register (SSMR)

Address: H'FF05CA

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	MLS	CPOS	CPHS	—	—	BC[2:0]		

Value after reset: 0 0 0 1 1 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	MLS	MSB-first/LSB-first select	0: Transfer by MSB-first 1: Transfer by LSB-first	R/W
6	CPOS	Clock polarity select	0: SSCK clock idling state = high 1: SSCK clock idling state = low	R/W
5	CPHS	Clock phase select	0: Data change at first edge 1: Data latch at first edge	R/W
4, 3	—	Reserved	This bit is read as 1. The write value should be 1.	—
2 to 0	BC[2:0]	Bit counter 2 to 0	000: 8 bits 001: 1 bit 010: 2 bits 011: 3 bits 100: 4 bits 101: 5 bits 110: 6 bits 111: 7 bits	R/W

- BC[2:0] bits (bit counter 2 to 0)
When read, the remaining number of transfer bits is indicated.

25.2.5 SS Mode Register 2 (SSMR2)

Address: H'FF05CD

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	BIDE	SCKS	CSS[1:0]	SCKOS	SOOS	CSOS	SSUMS	

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	BIDE	Bidirectional mode enable	0: Normal mode. Communication is performed by using two pins. 1: Bidirectional mode. Communication is performed by using only one pin.	R/W
6	SCKS	SSCK pin select	0: Functions as a port* ¹ 1: Functions as a serial clock pin	R/W
5, 4	CSS[1:0]	\overline{SCS} pin select	00: Functions as a port* ¹ 01: Functions as an \overline{SCS} input 1X: Functions as an \overline{SCS} output (however, functions as an \overline{SCS} input before starting transfer)	R/W
3	SCKOS	SSCK pin open-drain output select	0: CMOS output 1: NMOS open-drain output* ²	R/W
2	SOOS	SSO/SSI pins open-drain output select	SSO pin 0: CMOS output 1: NMOS open-drain output* ² SSI pin 0: CMOS output or NMOS push-pull output* ³ 1: NMOS open-drain output* ²	R/W
1	CSOS	\overline{SCS} pin open-drain output select	0: CMOS output or NMOS push-pull output* ³ 1: NMOS open-drain output* ²	R/W

Bit	Symbol	Bit Name	Description	R/W
0	SSUMS	SSU mode select	<p>0: Clocked synchronous communication mode Data input: SSI pin, Data output: SSO pin</p> <p>1: Four-line bus communication mode When MSS = 1 in SSCRH and BIDE = 0 in SSMR2: Data input: SSI pin, Data output: SSO pin When MSS = 0 in SSCRH and BIDE = 0 in SSMR2: Data input: SSO pin, Data output: SSI pin When BIDE = 1 in SSMR2: Data input and output: SSO pin</p>	R/W

[Legend]

X: Don't care.

- Notes:
- To function these pins as ports, clear the PMR bit corresponding to the pin to 0.
 - If the NMOS open-drain output is selected, use the PMC to allocate the pin from port 5. If the pin is allocated from a port other than port 5, only the CMOS output can be selected.
 - When the functions of SSI output and $\overline{\text{SCS}}$ output are allocated to P57 and P56, respectively, the output with this setting is NMOS push-pull. This differs from the CMOS output in its high-level output characteristics. On the other hand, if these functions are allocated to other pins, the output with this setting is CMOS.

- BIDE bit (bidirectional mode enable)

Selects whether the serial data input pin and the output pin are both used or only one pin is used. For details, see section 25.3.3, Relationship between Data Input/Output Pin and Shift Register. When the SSUMS bit in SSMR2 is 0, this setting is invalid.

- SCKS bit (SSCK pin select)

Selects whether the SSCK pin functions as a port or a serial clock pin.

- CSS[1:0] bits ($\overline{\text{SCS}}$ pin select)

Selects whether the $\overline{\text{SCS}}$ pin functions as a port, an $\overline{\text{SCS}}$ input, or $\overline{\text{SCS}}$ output. When the SSUMS bit in SSMR2 is 0, the $\overline{\text{SCS}}$ pin functions as a port regardless of the setting of this bit.

- **SOOS bit (SSO/SSI pins open-drain output select)**
Selects whether the serial data output pin is CMOS output or NMOS open-drain output. However, when the SSI output function is allocated to P57, this bit selects between NMOS push-pull output and NMOS open-drain output. The serial data output pin is changed according to the register setting value. For details, see section 25.3.3, Relationship between Data Input/Output Pin and Shift Register.
- **CSOS bit ($\overline{\text{SCS}}$ pin open-drain output select)**
Selects whether the $\overline{\text{serial}}$ data output pin is CMOS output or NMOS open-drain output. However, when the $\overline{\text{SCS}}$ output function is allocated to P56, this bit selects between NMOS push-pull output and NMOS open-drain output.
- **SSUMS bit (SSU mode select)**
Selects which combination of the serial data input pin and serial data output pin is used. For details, see section 25.3.3, Relationship between Data Input/Output Pin and Shift Register.

25.2.6 SS Enable Register (SSER)

Address: H'FF05CB

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TIE	TEIE	RIE	TE	RE	—	—	CEIE

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	TIE	Transmit interrupt enable	0: A TXI interrupt request is disabled. 1: A TXI interrupt request is enabled.	R/W
6	TEIE	Transmit end interrupt enable	0: A TEI interrupt request is disabled. 1: A TEI interrupt request is enabled.	R/W
5	RIE	Receive interrupt enable	0: An RXI and an OEI interrupt requests are disabled. 1: An RXI and an OEI interrupt requests are enabled.	R/W
4	TE*	Transmit enable	0: Transmit operation is disabled. 1: Transmit operation is enabled.	R/W
3	RE*	Receive enable	0: Receive operation is disabled. 1: Receive operation is enabled.	R/W
2, 1	—	Reserved	These bits are read as 0. The write value should be 0.	—
0	CEIE	Conflict error interrupt enable	0: A CEI interrupt request is disabled. 1: A CEI interrupt request is enabled.	R/W

Note: * The TE and RE bits are reset in standby mode.

25.2.7 SS Status Register (SSSR)

Address: H'FF05CC

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TDRE	TEND	RDRF	—	—	ORER	—	CE

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	TDRE	Transmit data empty flag	[Setting conditions] <ul style="list-style-type: none"> When the TE bit in SSER is 0 When data transfer is performed from SSTDR to SSTRSR and data can be written in SSTDR [Clearing conditions] <ul style="list-style-type: none"> When 0 is written to this bit after reading 1 When data is written in SSTDR When the DTC transfers data to SSTDR by a TXI interrupt request, and the DTC settings satisfy the flag clearing conditions.* 	R/W
6	TEND	Transmit end flag	[Setting condition] <ul style="list-style-type: none"> When the last bit of data is transmitted, the TDRE bit is 1 [Clearing conditions] <ul style="list-style-type: none"> When 0 is written to this bit after reading 1 When data is written in SSTDR 	R/W
5	RDRF	Receive data register full flag	[Setting condition] <ul style="list-style-type: none"> When serial reception is completed normally and receive data is transferred from SSTRSR to SSRDR [Clearing conditions] <ul style="list-style-type: none"> When 0 is written to this bit after reading 1 When data is read from SSRDR When the DTC transfers data to SSRDR by an RXI interrupt request, and the DTC settings satisfy the flag clearing conditions.* 	R/W

Bit	Symbol	Bit Name	Description	R/W
4, 3	—	Reserved	These bits are read as 0. The write value should be 0.	—
2	ORER	Overrun error flag	[Setting condition] <ul style="list-style-type: none"> When the next serial reception is completed while RDRF = 1 [Clearing condition] <ul style="list-style-type: none"> When 0 is written to this bit after reading 1 	R/W
1	—	Reserved	These bits are read as 0. The write value should be 0.	—
0	CE	Conflict error flag	[Setting conditions] <ul style="list-style-type: none"> When serial communication is started while SSUMS = 1 in SSMR2 and MSS = 1 in SSCRH, the \overline{SCS} pin input is low When the \overline{SCS} pin level changes from low to high during transfer while SSUMS = 1 in SSMR2 and MSS = 0 in SSCRH [Clearing condition] <ul style="list-style-type: none"> When 0 is written to this bit after reading 1 	R/W


Notes: In standby mode, SSSR is reset.

- * The DTC clears the peripheral module flags when all of the following three conditions are satisfied.
 1. When the DIESEL bit is 0.
 2. When the transfer counter (DTC transfer count register A (CRA) in normal mode and repeat mode, or DTC transfer count register B (CRB) in block mode) is not 0.
 3. When chain transfer is not used.
- ORER bit (overrun error flag)

Indicates that the RDRF bit is abnormally terminated in reception because an overrun error has occurred. SSRDR retains received data before the overrun error occurs and the received data after the overrun error occurs is lost. When this bit is set to 1, subsequent serial reception cannot be continued. When the MSS bit in SSCRH is 1, this is also applied to serial transmission.

25.2.8 SS Receive Data Register (SSRDR)

Address: H'FF05CF




Value after reset: 1 1 1 1 1 1 1 1

SSRDR is an 8-bit register that stores received serial data. When the SSU has received one byte of serial data, it transfers the received serial data from SSTRSR to SSRDR to end receive operation. After this, SSTRSR is receive-enabled. As SSTRSR and SSRDR function as a double buffer in this way, continuous receive operations are possible. SSRDR is a read-only register and cannot be written to by the CPU. SSRDR is initialized to H'FF. In standby mode, SSRDR is initialized.

25.2.9 SS Transmit Data Register (SSTDR)


Address: H'FF05CE



Value after reset: 1 1 1 1 1 1 1 1

SSTDR is an 8-bit register that stores serial data for transmission. SSTDR can be read or written to by the CPU at all times. When the SSU detects that SSTRSR is empty, it transfers the transmit data written in SSTDR to SSTRSR and starts serial transmission. If the next transmit data has already been written to SSTDR during serial transmission, continuous serial transmission is possible. Furthermore, data will be read out with the MSB and LSB reversed after writing to SSTDR while the setting of the MLS bit in SSMR is 1. SSTDR is initialized to H'FF. In standby mode, SSTDR is initialized.

25.2.10 SS Shift Register (SSTRSR)



SSTRSR is a shift register that transmits and receives serial data. SSTRSR cannot be directly accessed by the CPU. In standby mode, SSTRSR is initialized.

25.3 Operation

25.3.1 Transfer Clock

Transfer clock can be selected from seven internal clocks and an external clock. When this module is used, the SSCK pin must be selected as a serial clock by setting the SCKS bit in SSMR2 to 1. When the MSS bit in SSCRH is 1, an internal clock is selected and the SSCK pin is in the output state. If transfer is started, the SSCK pin outputs clocks of the transfer rate set in the CKS2 to CKS0 bits in SSCRH. When the MSS bit is 0, an external clock is selected and the SSCK pin is in the input state.

25.3.2 Relationship between Clock Polarity and Phase, and Data

Relationship between clock polarity and phase, and transfer data changes according to a combination of the SSUMS bit in SSMR2 and the CPOS and CPHS bits in SSMR. Figure 25.2 shows the relationship.

MSB-first transfer or LSB first transfer can be selected by the setting of the MLS bit in SSMR. When the MLS bit is 1, transfer is started from LSB to MSB. When the MLS bit is 0, transfer is started from MSB to LSB.




Figure 25.2 Relationship between Clock Polarity and Phase, and Data

25.3.3 Relationship between Data Input/Output Pin and Shift Register

Relationship of connection between the data input/output pin and SSTRSR changes according to a combination of the MSS bit in SSCRH and the SSUMS bit in SSMR2. It also changes by the BIDE bit in SSMR2. Figure 25.3 shows the relationship.




Figure 25.3 Relationship between Data Input/Output Pin and Shift Register

25.3.4 Communication Modes and Pin Functions

The SSU switches functions of the input/output pin in each communication mode according to the settings of the MSS bit in SSCRH and the RE and TE bits in SSER. Table 25.2 shows the relationship between communication modes and the input/output pins. In bidirectional communication mode, the TE and RE bits should not be set to 1 at the same time.

Table 25.2 Relationship between Communication Modes and Input/Output Pins

Communication Mode	Register State					Pin State			
	SSUMS	BIDE	MSS	TE	RE	SSI	SSO	SSCK	
Clocked Synchronous Communication Mode	0	*	0	0	1	In	—	In	
				1	0	—	Out	In	
					1	In	Out	In	
				1	0	1	In	—	Out
					1	0	—	Out	Out
					1	In	Out	Out	
Four-Line Bus Communication Mode	1	0	0	0	1	—	In	In	
				1	0	Out	—	In	
					1	Out	In	In	
				1	0	1	In	—	Out
					1	0	—	Out	Out
					1	In	Out	Out	
Four-Line Bus (Bidirectional) Communication Mode	1	1	0	0	1	—	In	In	
				1	0	—	Out	In	
				1	0	1	—	In	Out
				1	0	—	Out	Out	

[Legend]

—: Can be used as a general I/O port.

25.3.5 Operation in Clocked Synchronous Communication Mode

(1) Initialization in Clocked Synchronous Communication Mode

Figure 25.4 shows the initialization in clocked synchronous communication mode. Before transmitting and receiving data, the TE and RE bits in SSER should be cleared to 0, then the SSU should be initialized.

Note: When the operating mode, or transfer format, is changed for example, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not change the contents of the RDRF and ORER flags, or the contents of SSRDR.




Figure 25.4 Initialization in Clocked Synchronous Communication Mode

(2) Serial Data Transmission

Figure 25.5 shows an example of the SSU operation for transmission. In serial transmission, the SSU operates as described below.

When the SSU is set as a master device, it outputs a synchronous clock and data. When the SSU is set as a slave device, it outputs data in synchronized with the input clock.

When the SSU writes transmit data in SSTDR after setting the TE bit to 1, the TDRE flag is automatically cleared to 0 and data is transferred from SSTDR to SSTRSR. Then the SSU sets the TDRE flag to 1 and starts transmission. If the TIE bit in SSER is set to 1 at this time, a TXI is generated.

When the TDRE flag is 0 and one frame of data has transferred, data is transferred from SSTRSR to SSTRSR and serial transmission of the next frame is started. If the eighth bit is transmitted while the TDRE flag is 1, the TEND bit in SSSR is set to 1 and the state is retained. If the TEIE bit in SSER is set to 1 at this time, a TEI is generated. After transmission is ended, the SSCK pin is fixed high.

While the ORER bit in SSSR is set to 1, transmission cannot be performed. Therefore confirm that the ORER bit is cleared to 0 before transmission.

Figure 25.6 shows a sample flowchart for serial data transmission.




Figure 25.5 Example of Operation in Data Transmission




Figure 25.6 Sample Serial Transmission Flowchart

(3) Serial Data Reception

Figure 25.7 shows an example of the SSU operation for reception. In serial reception, the SSU operates as described below.

When the SSU is set as a master device, it outputs a synchronous clock and inputs data. When the SSU is set as a slave device, it inputs data in synchronized with the input clock. When the SSU is set as a master device, it outputs a receive clock and starts reception by performing dummy read on SSRDR.

After eight bits of data is received, the RDRF bit in SSSR is set to 1 and received data is stored in SSRDR. If the RIE bit in SSER is set to 1 at this time, a RXI is generated. If SSRDR is read, the RDRF bit is automatically cleared to 0.

When the SSU is set as a master device and reception is ended, received data is read after setting the RSSTP bit in SSCRH to 1. Then the SSU outputs eight bits of clocks and operation is stopped. After that, the RE and RSSTP bits are cleared to 0 and the last received data is read. Note that if SSRDR is read while the RE bit is set to 1, received clock is output again.

When the eighth clock rises while the RDRF bit is 1, the ORER bit in SSSR is set. Then an overrun error (OEI) is generated and operation is stopped. When the ORER bit in SSSR is set to 1, reception cannot be performed. Therefore confirm that the ORER bit is cleared to 0 before reception.

Figure 25.8 shows a sample flowchart for serial data reception.




Figure 25.7 Example of Operation in Data Reception (MSS = 1)




Figure 25.8 Sample Serial Reception Flowchart (MSS = 1)

(4) Serial Data Transmission and Reception

Data transmission and reception is a combined operation of data transmission and reception which is described before. Transmission and reception is started by writing data in SSTDR. When the eighth clock rises while the TDRE bit is set to 1 or the ORER bit is set to 1, transmission and reception is stopped.

To switch from transmit mode (TE = 1) or receive mode (RE = 1) to transmit and receive mode (TE = RE = 1), the TE and RE bits should be cleared to 0. After confirming that the TEND, RDRF, and ORER bits are cleared to 0, set the TE and RE bits to 1.

When the module is released from transmit and receive mode (TE = 1 and RE = 1), setting TE = 0 (and RE = 1) after the SSRDR has been read can cause output of the clock signal. For this reason, start by setting RE = 0 and only set TE = 0 after that (or set both RE = 0 and TE = 0 at the same time). When TE = 0 and RE = 1 is subsequently set, only set RE = 1 after changing SRES from 1 to 0.

Figure 25.9 shows a sample flowchart for serial transmit and receive operations.




Figure 25.9 Sample Flowchart for Serial Transmit and Receive Operations

25.3.6 Operation in Four-Line Bus Communication Mode

Four-line bus communication mode is a mode which communicates with the four-line bus; a clock line, a data input line, a data output line, and a chip select line. This mode includes bidirectional mode in which the data input line and the data output line function as a single pin. The data input line and the data output line are changed according to the settings of the MSS bit in SSCRH and BIDE bit in SSMR2. For details, see section 25.3.3, Relationship between Data Input/Output Pin and Shift Register. In this mode, relationship between clock polarity and phase, and data can be set by the CPOS and CPHS bits in SSMR. For details, see section 25.3.2, Relationship between Clock Polarity and Phase, and Data.

When the SSU is set as a master device, the chip select line controls output. When the SSU is set as a slave device, the chip select line controls input. When the SSU is set as a master device, the chip select line controls output of the \overline{SCS} pin or controls output of a general port by setting the CSS1 bit in SSMR2 to 1. When the SSU is set as a slave device, the chip select line sets the \overline{SCS} pin as an input pin by setting the CSS1 and CSS0 bits in SSMR2 to 01.

In four-line bus communication mode, the MLS bit in SSMR is set to 0 and transfer is performed in MSB-first order.

(1) Initialization in Four-Line Bus Communication Mode

Figure 25.10 shows the initialization in four-line bus communication mode. Before transmitting and receiving data, the TE and RE bits in SSER should be cleared to 0, then the SSU should be initialized.

Note: When the operating mode, or transfer format, is changed for example, the TE and RE bits must be cleared to 0 before making the change using the following procedure. Note that clearing the RE bit to 0 does not change the contents of the RDRF and ORER flags, or the contents of SSRDR.




Figure 25.10 Initialization in Four-Line Bus Communication Mode

(2) Serial Data Transmission

Figure 25.11 shows an example of the SSU operation for transmission. In serial transmission, the SSU operates as described below.

When the SSU is set as a master device, it outputs a synchronous clock and data. When the SSU is set as a slave device, the $\overline{\text{SCS}}$ pin is in the low-input state and the SSU outputs data in synchronized with the input clock.


When the SSU writes transmit data in SSTDR after setting the TE bit to 1, the TDRE flag is automatically cleared to 0 and data is transferred from SSTDR to SSTRSR. Then the SSU sets the TDRE flag to 1 and starts transmission. If the TIE bit in SSER is set to 1 at this time, a TXI is generated.

When the TDRE flag is 0 and one frame of data has transferred, data is transferred from SSTDR to SSTRSR and serial transmission of the next frame is started. If the eighth bit is transmitted while the TDRE flag is 1, the TEND bit in SSSR is set to 1 and the state is retained. If the TEIE bit in SSER is set to 1 at this time, a TEI is generated. After transmission is ended, the SSCK pin is fixed high and the $\overline{\text{SCS}}$ pin goes high. When continuous transmission is performed with the $\overline{\text{SCS}}$ pin low, the next data should be written to SSTDR before transmitting the eighth bit of the frame.

While the ORER bit in SSSR is set to 1, transmission cannot be performed. Therefore confirm that the ORER bit is cleared to 0 before transmission.

The difference between this mode and clocked synchronous communication mode is as follows: when the SSU is set as a master device, the SSO pin is in the high impedance state if the $\overline{\text{SCS}}$ pin is in the high impedance state and when the SSU is set as a slave device, the SSI pin is in the high impedance state if the $\overline{\text{SCS}}$ pin is in the high-input state. The sample flowchart for serial data transmission is the same as that in clocked synchronous communication mode.

(1) When CPOS = 0 and CPHS = 0:



(2) When CPOS = 0 and CPHS = 1:




Figure 25.11 Example of Operation in Data Transmission (MSS = 1)

(3) Serial Data Reception

Figure 25.12 shows an example of the SSU operation for reception. In serial reception, the SSU operates as described below.

When the SSU is set as a master device, it outputs a synchronous clock and inputs data. When the SSU is set as a slave device, the \overline{SCS} pin is in the low-input state and inputs data in synchronized with the input clock. When the SSU is set as a master device, it outputs a receive clock and starts reception by performing dummy read on SSRDR.

After eight bits of data is received, the RDRF bit in SSSR is set to 1 and received data is stored in SSRDR. If the RIE bit in SSER is set to 1 at this time, an RXI is generated. If SSRDR is read, the RDRF bit is automatically cleared to 0.

When the SSU is set as a master device and reception is ended, received data is read after setting the RSSTP bit in SSER to 1. Then the SSU outputs eight bits of clocks and operation is stopped. After that, the RE and RSSTP bits are cleared to 0 and the last received data is read. Note that if SSRDR is read while the RE bit is set to 1, received clock is output again.

When the eighth clock rises while the RDRF bit is 1, the ORER bit in SSSR is set. Then an overrun error (OEI) is generated and operation is stopped. When the ORER bit in SSSR is set to 1, reception cannot be performed. Therefore confirm that the ORER bit is cleared to 0 before reception.

The set timings of the RDRF and ORER flags differ according to the CPHS setting. These timings are shown in figure 25.12. When the CPHS bit is set to 1, the flag is set during the frame. Therefore care should be taken at the end of reception.

The sample flowchart for serial data reception is the same as that in clocked synchronous communication mode.




Figure 25.12 Example of Operation in Data Reception (MSS = 1)

25.3.7 $\overline{\text{SCS}}$ Pin Control and Arbitration

When the SSUMS bit in SSMR2 is set to 1 and the CSS1 bit is set to 1, the MSS bit in SSCRH is set to 1 and then the arbitration of the $\overline{\text{SCS}}$ pin is checked before starting serial transfer. If the SSU detects that the synchronized internal SCS pin goes low in this period, the CE bit in SSSR is set and the MSS bit in SSCRH is cleared.

Note: When a conflict error is set, subsequent transmit operation is not possible. Therefore the CE bit must be cleared to 0 before starting transmission.

When the multimaster error is used, the CSOS bit in SSMR2 should be set to 1.




Figure 25.13 Arbitration Check Timing

25.4 Interrupt Requests

The SSU has five interrupt requests: transmit data empty, transmit end, receive data full, overrun error, and conflict error. Since these interrupt requests are assigned to the common vector address, interrupt sources must be determined by flags. Table 25.3 lists the interrupt requests.

Table 25.3 Interrupt Requests

Interrupt Request	Abbreviation	Interrupt Condition	DTC Activation
Transmit data empty	TXI	(TIE = 1), (TDRE = 1)	Possible
Transmit end	TEI	(TEIE = 1), (TEND = 1)	Impossible
Receive data full	RXI	(RIE = 1), (RDRF = 1)	Possible
Overrun error	OEI	(RIE = 1), (ORER = 1)	Impossible
Conflict error	CEI	(CEIE = 1), (CE = 1)	Impossible

When an interrupt exception handling by an interrupt source shown in table 25.3 is executed, each interrupt source must be cleared during the exception handling. Note that the TDRE and TEND bits are automatically cleared by writing transmit data in SSTDR and the RDRF bit is automatically cleared by reading SSRDR. When transmit data is written in SSTDR, the TDRE bit is set again at the same time. Then if the TDRE bit is cleared, additional one byte of data may be transmitted. The DTC can be activated by a TXI interrupt to transfer data. The TDRE flag is automatically cleared upon data transfer by the DTC. The DTC can also be activated by an RXI interrupt to transfer data. The RDRF flag is automatically cleared upon data transfer by the DTC.

25.5 Usage Notes

- (1) If the NMOS open-drain output is selected for the SSCK output pin, the SSO output pin, and the $\overline{\text{SCS}}$ output pin, use the PMC to allocate that pin from port 5. If the pins are allocated from a port other than port 5, only the CMOS output is available.

Section 26 Hardware LIN

The hardware LIN works in cooperation with timer RA and SCI3_1 to provide LIN communications.

26.1 Overview

- Master mode
 - Generates Sync Break.
 - Detects bus conflicts.
- Slave mode
 - Detects Sync Break.
 - Measures Sync Field.
 - Controls Sync Break and Sync Field signal inputs to SCI3_1.
 - Detects bus conflicts.

Figure 26.1 shows a block diagram of the hardware LIN interface.




Figure 26.1 Block Diagram of Hardware LIN

Table 26.1 shows the hardware LIN pins.

Table 26.1 Pin Configuration

Pin Symbol	I/O	Description
RXD	Input	Receive-data input to the hardware LIN
TXD	Output	Transmit-data output from the hardware LIN

26.2 Register Configuration

The hardware LIN interface has the following registers.

- LIN control register (LINCRC)
- LIN status register (LINST)

26.2.1 LIN Control Register (LINCR)

Address: H'FF0518

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	LINE	MST	SBE	LSTART	RXDSF	BCIE	SBIE	SFIE

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	LINE	LIN start	0: Enables LIN operation. 1: Disables LIN operation.* ¹	R/W
6	MST	LIN operating mode setting* ²	0: Slave mode (Enables the Sync Break detector.) 1: Master mode (Takes the OR between timer RA output and TXD data.)	R/W
5	SBE	RXD input mask cancellation timing select	(Valid only in slave mode) 0: Cancels the mask upon Sync Break detection. 1: Cancels the mask upon completion of Sync Field measurement.	R/W
4	LSTART	Sync Break detection start	0: Don't care. 1: Enables timer RA input and disables RXD input.	R/W
3	RXDSF	RXD input status flag	0: Indicates that RXD input has been enabled. 1: Indicates that RXD input has been disabled.	R
2	BCIE	Bus conflict detection interrupt enable	0: Disables a bus conflict detection interrupt. 1: Enables a bus conflict detection interrupt.	R/W
1	SBIE	Sync Break detection interrupt enable	0: Disables a Sync Break detection interrupt. 1: Enables a Sync Break detection interrupt.	R/W
0	SFIE	Sync Field measurement end interrupt enable	0: Disables a Sync Field measurement end interrupt. 1: Enables a Sync Field measurement end interrupt.	R/W

- Notes:
1. Immediately after setting this bit to 1, inputs to timer RA and SCI3_1 are prohibited.
 2. Before switching the LIN operating modes, temporarily disable the LIN (LINE = 0).
 3. After setting LSTART and then checking that the RXDSF flag is 1, start inputting Sync Break.

26.2.2 LIN Status Register (LINST)

Address: H'FF0519

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	B2CLR	B1CLR	B0CLR	BCDCT	SBDCT	SFDCT
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7, 6	—	Reserved	These bits are read as 0. The write value should be 0.	—
5	B2CLR	BCDCT flag clear	The BCDCT flag is cleared when 1 is written to this bit. This bit is always read as 0.	R/W
4	B1CLR	SBDCT flag clear	The SBDCT flag is cleared when 1 is written to this bit. This bit is always read as 0.	R/W
3	B0CLR	SFDCT flag clear	The SFDCT flag is cleared when 1 is written to this bit. This bit is always read as 0.	R/W
2	BCDCT	Bus conflict detection flag	0: No bus conflict is detected. 1: Indicates that bus conflict has been detected.	R
1	SBDCT	Sync Break detection flag	0: Sync Break is not detected. 1: Indicates that Sync Break has been detected.	R
0	SFDCT	Sync Field measurement end flag	0: Sync Field measurement is not ended. 1: Indicates that Sync Field measurement has been ended.	R

26.3 Operation

26.3.1 Master Mode

Figure 26.2 shows the example of hardware LIN interface operation for transmitting the header field in master mode. Figures 26.3 and 26.4 show the flowcharts for header field transmission.

The hardware LIN interface operates as follows for header field transmission.

1. When 1 is written to the TSTART bit in TRACR register of timer RA, the hardware LIN keeps outputting a low level from the TXD pin for the period specified by the TRAPRE and TRATR registers of timer RA.
2. When timer RA underflows, the hardware LIN inverts the TXD pin output, thus setting the SBDCT flag in the LINST register to 1. In this case, if the SBIE bit in the LINCR register is set to 1, the timer RA/HW-LIN interrupt occurs.
3. The hardware LIN interface transmits H'55 using SCI3_1.
4. After completing H'55 transmission, the hardware LIN interface transmits the ID field using SCI3_1.
5. After completing ID field transmission, the hardware LIN interface performs response field communications.




Figure 26.2 Example of LIN Operation for Transmitting Header Field




Figure 26.3 Header Field Transmission Flowchart (1)




Figure 26.4 Header Field Transmission Flowchart (2)

26.3.2 Slave Mode

Figure 26.5 shows the example of hardware LIN interface operation for receiving the header field in slave mode. Figures 26.6 to 26.8 show the flowcharts for header field reception.

The hardware LIN interface operates as follows for header field reception.

1. When 1 is written to the LSTART bit in LINCR register of the hardware LIN interface, Sync Break detection is enabled.
2. When a low level input is longer than the time set in timer RA, it is detected as Sync Break, thus setting the SBDCT flag in the LINST register to 1. In this case, if the SBIE bit in the LINCR register is set to 1, the timer RA/HW-LIN interrupt occurs. The hardware LIN interface then measures the Sync Field.
3. The hardware LIN interface receives the Sync Field (H'55). During reception, the hardware LIN interface measures the time from the start bit through bit 6. Here, the Sync Field input to the SCI3 RXD can be either enabled or disabled depending on the SBE bit setting in the LINCR register.
4. Completion of Sync Field measurement sets the SFDCT flag in the LINST register to 1. In this case, if the SFIE bit in the LINCR register is 1, the timer RA/HW-LIN interrupt occurs.
5. After completing Sync Field measurement, the hardware LIN interface calculates the transfer rate from the timer RA count value and sets the rate in SCI3_1, and also updates the TRAPRE and TRATR registers in timer RA. Then the hardware LIN interface receives the ID field using SCI3_1.
6. After completing ID field reception, the hardware LIN interface performs response field communications.




Figure 26.5 Example of LIN Operation for Receiving Header Field




Figure 26.6 Header Field Reception Flowchart (1)




Figure 26.7 Header Field Reception Flowchart (2)




Figure 26.8 Header Field Reception Flowchart (3)

26.3.3 Bus Conflict Detection Function

The hardware LIN interface can detect bus conflicts if SCI3_1 is enabled for transmission (TE bit in SCR3 register is 1).

Figure 26.9 shows the example of hardware LIN interface operation for detecting bus conflicts.




Figure 26.9 Example of LIN Operation for Detecting Bus Conflicts

26.3.4 Terminating Hardware LIN

Figure 26.10 shows the flowchart for terminating hardware LIN communications. The hardware LIN interface should be terminated at the following timing.

- Case 1: When the bus conflict detection function is used
After checksum field transmission
- Case 2: When the bus conflict detection function is not used
After header field transmission/reception




Figure 26.10 Flowchart for Terminating Hardware LIN Communications

26.4 Interrupt Requests

The hardware LIN interface can request four types of interrupts: Sync Break detection, Sync Break generation end, Sync Field measurement end, and bus conflict detection. All these interrupts are requested as the timer RA interrupt. Table 26.2 describes these interrupt requests.

Table 26.2 Interrupt Requests by Hardware LIN

Interrupt Request	Status Flag	Interrupt Source
Sync Break detection	SBDCT	<ul style="list-style-type: none">The low-level period of the RXD input is measured using timer RA and the counter underflowsThe low-level period of the RXD input is longer than the Sync Break period during communications.
Sync Break generation end		The low level has been output via TXD for the period specified by timer RA.
Sync Field measurement end	SFDCT	Measuring the 8-bit Sync Field period has been completed using timer RA.
Bus conflict detection	BCDCT	The RXD input and TXD output values differ from each other when data is latched while SCI3_1 is enabled for transmission.

26.5 Usage Note

For processing the header and response field timeout, measure the time from the Sync Break detection interrupt using another timer.

Section 27 A/D Converter

This LSI includes a successive approximation type 10-bit A/D converter (one unit or two units) that allows up to sixteen analog input channels to be selected. Figures 27.1 and 27.2 show the block diagrams of A/D converters unit 1 and unit 2, respectively.

The differences between unit 1 and unit 2 are the number of analog input channels and the number of data registers. The other functions of units 1 and 2 are the same.

27.1 Features

- 10-bit resolution
- Input channels
 - Unit 1: 12 channels for the H8S/20223R, H8S/20203R, H8S/20215R, H8S/20235R, H8S/20323R, and H8S/20335R Groups and 8 channels for the H8S/20103R and H8S/20115R Groups
 - Unit 2: 4 channels for the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups
- Conversion time: 2 μ s per channel (at 20 MHz operation)
- Operating modes: Two
 - A/D conversion mode: A selected analog input is A/D converted
 - Compare mode: A selected analog input is compared with the voltage specified by the user
- Channel select modes
 - Single mode: Single-channel A/D conversion or comparison
 - Scan mode: Continuous A/D conversion on 1 to 4 channels, or 1 to 8 channels
- Data registers: 8 data registers for unit 1 and 4 data registers for unit 2
 - Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three kinds of conversion start
 - Conversion can be started by software, conversion start trigger by 16-bit timer (timer RC or RD), or external trigger signal.
- Interrupt request
 - A/D conversion end interrupt (ADI) request can be generated
 - Compare result change interrupt (CMPI) request can be generated
- Module standby function can be set




Figure 27.1 Block Diagram of A/D Converter (Unit 1)




Figure 27.2 Block Diagram of A/D Converter (Unit 2)

Table 27.1 shows the pin configuration of the A/D converter.

The AV_{CC} and AV_{SS} pins are the power supply pins for the analog block in the A/D converter.

Unit 1 has 12 analog input pins; unit 2 has four analog input pins. Note that the actual number of analog inputs in units 1 and 2 depends on the product group.

Table 27.1 Pin Configuration

Unit	Pin Name	I/O	Function
Common	AV _{CC}	Input	Analog block power supply
	AV _{SS}	Input	Analog block ground
	AV _{ref}	Input	A/D converter reference voltage input pin* ³
Unit 1	AN0	Input	Unit 1 group 0 analog inputs
	AN1	Input	
	AN2	Input	
	AN3	Input	
	AN4	Input	Unit 1 group 1 analog inputs
	AN5	Input	
	AN6	Input	
	AN7	Input	
	AN8	Input	Unit 1 group 2 analog inputs* ¹
	AN9	Input	
	AN10	Input	
	AN11	Input	
	ADTRG1	Input	External trigger input 1 for starting A/D conversion
Unit 2	AN0_2	Input	Unit 2 group 0 analog inputs* ²
	AN1_2	Input	
	AN2_2	Input	
	AN3_2	Input	
	ADTRG1	Input	External trigger input 1 for starting A/D conversion
	ADTRG2	Input	External trigger input 2 for starting A/D conversion* ²

Notes: 1. Not supported in the H8S/20103R and H8S/20115R Groups.

2. Supported only in the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups.

3. Supported only in the H8S/20323R and H8S/20335R Groups.

27.2 Register Description

The A/D converter has the following registers.

Unit 1:


- A/D data register 0 (ADDR0)
- A/D data register 1 (ADDR1)
- A/D data register 2 (ADDR2)
- A/D data register 3 (ADDR3)
- A/D data register 4 (ADDR4)
- A/D data register 5 (ADDR5)
- A/D data register 6 (ADDR6)
- A/D data register 7 (ADDR7)
- A/D control/status register (ADCSR)
- A/D control register (ADCR)
- A/D mode register (ADMR)
- Compare data register (CMPR)
- Compare control/status register (CMPCSR)
- Compare voltage register H (CMPVALH)
- Compare voltage register L (CMPVALL)

Unit 2:

- A/D data register 0_2 (ADDR0_2)
- A/D data register 1_2 (ADDR1_2)
- A/D data register 2_2 (ADDR2_2)
- A/D data register 3_2 (ADDR3_2)
- A/D control/status register_2 (ADCSR_2)
- A/D control register_2 (ADCR_2)
- A/D mode register_2 (ADMR_2)
- Compare data register_2 (CMPR_2)
- Compare control/status register_2 (CMPCSR_2)
- Compare voltage register H_2 (CMPVALH_2)
- Compare voltage register L_2 (CMPVALL_2)

27.2.1 A/D Data Registers 0 to 7 (ADDR0 to ADDR7)

Address: H'FF05E0 to H'FF05EE, H'FF0600 to H'FF0606



Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADDR registers are 16-bit read-only registers which are used to store the results of A/D conversion. Unit 1 incorporates eight registers ADDR0 to ADDR7. Unit 2 incorporates four registers ADDR0_2 to ADDR3_2. The ADDR registers, which store a conversion result for each channel, are shown in table 27.2.

The converted 10-bit data is stored to bits 15 to 6. The lower 6-bit data is always read as 0.


The data bus between the CPU and the A/D converter is 16-bit width. Data can be accessed in 16 bits at one time or 8 bits at two times.

Table 27.2 Analog Input Channels and Corresponding ADDR Registers

Analog Input Channel		A/D Data Register which Stores Conversion Result
Channel Set 0 (CH3 = 0)	Channel Set 1 (CH3 = 1)	
AN0	AN8	ADDR0
AN1	AN9	ADDR1
AN2	AN10	ADDR2
AN3	AN11	ADDR3
AN4	—	ADDR4
AN5	—	ADDR5
AN6	—	ADDR6
AN7	—	ADDR7

27.2.2 A/D Control/Status Register (ADCSR)

Address: H'FF05F0, H'FF0610



Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W														
7	ADF	A/D end flag	0: A/D conversion or comparison is in progress. 1: A/D conversion or comparison has been completed. [Setting conditions] <ul style="list-style-type: none"> When A/D conversion or comparison ends in single mode When A/D conversion or comparison ends on all specified channels in scan mode [Clearing conditions] <ul style="list-style-type: none"> When 0 is written after reading ADF = 1 When the DTC is activated by an ADI interrupt and ADDR is read 	R/W*														
6	ADIE	A/D interrupt enable	0: Disables an ADF interrupt. 1: Enables an ADF interrupt.	R/W														
5	ADST	A/D start	0: Stops A/D conversion or comparison and places the A/D converter in the wait state. 1: Starts A/D conversion or comparison.	R/W														
4	—	Reserved bit	This bit is read as 0. The write value should be 0.	—														
3 to 0	CH[3:0]	Channel select 3 to 0	When SCANE = 0 and SCANS = × <table style="margin-left: 20px;"> <tr> <td>0000: AN0</td> <td>0111: AN7</td> </tr> <tr> <td>0001: AN1</td> <td>1000: AN8</td> </tr> <tr> <td>0010: AN2</td> <td>1001: AN9</td> </tr> <tr> <td>0011: AN3</td> <td>1010: AN10</td> </tr> <tr> <td>0100: AN4</td> <td>1011: AN11</td> </tr> <tr> <td>0101: AN5</td> <td>11xx: Setting prohibited</td> </tr> <tr> <td>0110: AN6</td> <td></td> </tr> </table>	0000: AN0	0111: AN7	0001: AN1	1000: AN8	0010: AN2	1001: AN9	0011: AN3	1010: AN10	0100: AN4	1011: AN11	0101: AN5	11xx: Setting prohibited	0110: AN6		R/W
0000: AN0	0111: AN7																	
0001: AN1	1000: AN8																	
0010: AN2	1001: AN9																	
0011: AN3	1010: AN10																	
0100: AN4	1011: AN11																	
0101: AN5	11xx: Setting prohibited																	
0110: AN6																		

Bit	Symbol	Bit Name	Description	R/W
3 to 0	CH[3:0]	Channel select 3 to 0	When SCANE = 1 and SCANS = 0 0000: AN0 0001: AN0 and AN1 0010: AN0 to AN2 0011: AN0 to AN3 0100: AN4 0101: AN4 and AN5 0110: AN4 to AN6 When SCANE = 1 and SCANS = 1 0000: AN0 0001: AN0 and AN1 0010: AN0 to AN2 0011: AN0 to AN3 0100: AN0 to AN4 0101: AN0 to AN5 0110: AN0 to AN6	R/W
			0111: AN4 to AN7 1000: AN8 1001: AN8 and AN9 1010: AN8 to AN10 1011: AN8 to AN11 11xx: Setting prohibited	
			0111: AN0 to AN7 1000: AN8 1001: AN8 and AN9 1010: AN8 to AN10 1011: AN8 to AN11 11xx: Setting prohibited	

[Legend]

×: Don't care.

Notes: * Only 0 can be written in bit 7, to clear the flag.

1. The A/D converter should be stopped (ADST = 0) while the Input channels are being selected.
2. In unit 2, channels can be selected from four channels AN0_2 to AN3_2. Accordingly, the CH[3:2] bits should be cleared to 0 in unit 2.

- ADST bit (A/D start)

Clearing this bit to 0 stops A/D conversion or comparison, and the A/D converter enters wait state. When this bit is set to 1 by software, timer RC, timer RD (conversion start trigger), or the $\overline{\text{ADTRG}}$ pin, A/D conversion or comparison starts. This bit remains set to 1 during A/D conversion or comparison. In single mode, this bit is cleared to 0 automatically when conversion or comparison on the specified channel ends. In scan mode, conversion continues sequentially on the specified channels until this bit is cleared to 0 by a reset, a transition to standby mode or software. ADST is cleared to 0 if A/D conversion or comparison of all the selected channels has been completed while the ADSTCLR bit is 1.

The event link function can be used to set the ADST bit. When the event specified in ELSR10 or ELS11 of the ELC occurs, the corresponding ADST bits (in A/D converter unit 1 or A/D converter unit 2, respectively) are set and the A/D conversion or comparison starts.

27.2.3 A/D Control Register (ADCR)

Address: H'FF05F1, H'FF0611

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	TRGS[1:0]		SCANE	SCANS	CKS[1:0]		ADSTCLR	EXTRGS

Value after reset: 0 0 0 0 1 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7, 6	TRGS[1:0]	Trigger select 1 and 0	b0 b7 b6 0 0 0: A/D conversion start by external trigger is disabled. 0 0 1: A/D conversion start by external trigger pin 1 (ADTRG1) is enabled. 0 1 0: A/D conversion start by external trigger pin 2 (ADTRG2) is enabled.* ¹ 0 1 1: A/D conversion start by external trigger (timer RC) is enabled.* ² 1 0 0: A/D conversion start by external trigger (timer RD_0) is enabled. 1 0 1: A/D conversion start by external trigger (timer RD_1) is enabled.* ³ 1 1 x: Reserved (setting prohibited)	R/W
5	SCANE	Channel selection mode	0x: Single mode	R/W
4	SCANS		10: Scan mode (A/D conversion is performed continuously for channels 1 to 4) 11: Scan mode (A/D conversion is performed continuously for channels 1 to 8.)	
3, 2	CKS[1:0]* ⁴	Clock select 1 to 0	00: Setting prohibited 01: Setting prohibited 10: A/D conversion time = 84 states (max) (initial value) 11: A/D conversion time = 43 states (max)	R/W
1	ADSTCLR	ADST clear	If ADSTCLR is set to 1 in scan mode, the ADST bit is automatically cleared to 0 when A/D conversion of all the selected channels has been completed.	R/W
0	EXTRGS	External trigger select	EXTRGS combined with the TRGS[1:0] bits selects a trigger signal. For details, see the above description for the TRGS[1:0] bits.	R/W

[Legend]

×: Don't care.

- Notes:
1. Selected only for the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups.
 2. Selected only for the H8S/20103R, H8S/20115R, H8S/20323R, and H8S/20335R Groups.
 3. Not selected only for the H8S/20103R and H8S/20115R Groups.
 4. Select these bits to fall the conversion time within the specified time.

- TRGS[1:0] bits (trigger select 1 and 0)

These bits combined with the EXTRGS bit select enable or disable the A/D conversion start by a trigger signal.

- CKS[1:0] bits (clock select 1 to 0)

These bits the A/D conversion time.

The conversion time should be set while the A/D conversion is stopped (ADST = 0).

27.2.4 A/D Mode Register (ADMR)

Address: H'FF05F4, H'FF0614

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	ADM1	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7, 6	—	Reserved	These bits are read as 0. The write value should be 0.	—
5	ADM1	A/D converter operating mode selection	0: A/D conversion mode 1: Compare mode	R/W
4 to 0	—	All 0	These bits are read as 0. The write value should be 0.	—

Note: The A/D converter operating mode should be changed while the ADST bit in ADCSR is 0.

- ADM1 bit (A/D conversion mode selection)

If the A/D converter operating mode changes from conversion mode to compare mode, CMPR, CMPCSR, and CMPVAL are initialized to H'00.

27.2.5 Compare Data Register (CMPR)

Address: H'FF05E0, H'FF0600

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	CMP7	CMP6	CMP5	CMP4	CMP3	CMP2	CMP1	CMP0

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	CMP7	Compare data 7	[Setting condition] When the voltage of the selected analog input channel is greater than the voltage set in the CMPVAL register in compare mode.	R
6	CMP6	Compare data 6		R
5	CMP5	Compare data 5	[Clearing conditions]	R
4	CMP4	Compare data 4	<ul style="list-style-type: none"> When the A/D converter operating mode is changed from A/D conversion mode to compare mode according to the ADM bit in ADMR setting. 	R
3	CMP3	Compare data 3	<ul style="list-style-type: none"> When the voltage of the selected analog input channel is equal to or lower than the voltage set in the CMPVAL register in compare mode. 	R
2	CMP2	Compare data 2		R
1	CMP1	Compare data 1		R
0	CMP0	Compare data 0		R

[Legend]

×: Don't care.

Note: * Only 0 can be written to clear the flag.

CMPR holds the comparison result. CMPR is a read-only register that is assigned to the same address as ADDR0 and ADDR0_2. CMPR is valid in compare mode.

CMP bits and the corresponding analog input channels are shown in table 27.3.

Table 27.3 Relationship between CMP Bits and Corresponding Analog Input Channels

Unit	Channel	Corresponding Compare Data Bit	
Unit 1	AN0	AN8	CMP0
	AN1	AN9	CMP1
	AN2	AN10	CMP2
	AN3	AN11	CMP3
	AN4	—	CMP4
	AN5	—	CMP5
	AN6	—	CMP6
	AN7	—	CMP7
Unit 2	AN0_2	—	CMP0
	AN1_2	—	CMP1
	AN2_2	—	CMP2
	AN3_2	—	CMP3

27.2.6 Compare Control Status Register (CMPCSR)

Address: H'FF05E2, H'FF0602

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	CMPF	CMPIE	CMPFC1	CMPFC0	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	CMPF	CMPI interrupt status	<p>[Setting condition]</p> <p>If the condition specified by the CMPFC1 or CMPFC0 bit is satisfied when comparison has been completed.</p> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> When the A/D converter operating mode is changed from A/D conversion mode to compare mode according to the ADM bit in ADMR setting. When 0 is written to this bit after this bit is read as 1. When the DTC is activated by a CMPI interrupt and the DISEL bit in MRB of the DTC is 0. When this LSI enters standby mode or module standby mode. 	R/W
6	CMPIE	CMPI interrupt enable	<p>0: Disables a compare match interrupt (CMPI).</p> <p>1: Enables a compare match interrupt (CMPI).</p>	R/W
5	CMPFC1	CMPI interrupt condition 1	<p>0: Does not generate an interrupt by a comparison result change.</p> <p>1:</p> <p>In single compare mode:</p> <p>Sets the CMPF bit to 1 if the comparison result of the selected channel changes from 0 to 1.</p> <p>In scan compare mode:</p> <p>Sets the CMPF bit to 1 if the comparison result of any of the selected channels changes from 0 to 1.</p>	R/W
4	CMPFC0	CMPI interrupt condition 0	<p>0: Does not generate an interrupt by a comparison result change.</p> <p>1:</p> <p>In single compare mode:</p> <p>Sets the CMPF bit to 1 if the comparison result of the selected channel changes from 0 to 1.</p> <p>In scan compare mode:</p> <p>Sets the CMPF bit to 1 if the comparison result of any of the selected channels changes from 0 to 1.</p>	R/W
3 to 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

27.2.7 Compare Voltage Registers H and L (CMPVALH and CMPVALL)

- CMPVALH

Address: H'FF05E4, H'FF0604

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	VAL9	VAL8

Value after reset: 0 0 0 0 0 0 0 0 0

- CMPVALL

Address: H'FF05E6, H'FF0606

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	VAL7	VAL6	VAL5	VAL4	VAL3	VAL2	VAL1	VAL0

Value after reset: 0 0 0 0 0 0 0 0 0

- CMPVALH

Bit	Symbol	Bit Name	Description	R/W
7 to 2	—	Reserved	This bit is read as 0. The write value should be 0.	—
1	VAL9	—	These bits set the compare voltage VAL[9:8].	R/W
0	VAL8	—		R/W

- CMPVALL

Bit	Symbol	Bit Name	Description	R/W
7	VAL7	—	These bits set the compare voltage VAL[7:0].	R/W
6	VAL6	—		R/W
5	VAL5	—		R/W
4	VAL4	—		R/W
3	VAL3	—		R/W
2	VAL2	—		R/W
1	VAL1	—		R/W
0	VAL0	—		R/W

CMPVALL and the lower 2 bits of CMPVALH specify the voltage to be compared.

CMPVALH and CMPVALL are assigned to the same addresses as ADDR2 (ADDR2_2) and ADDR3 (ADDR3_2), respectively. CMPVALH and CMPVALL become valid in compare mode.

Table 27.4 shows the correspondence between VAL[9:0] setting and the voltage to be compared.

Table 27.4 VAL[9:0] Setting and Corresponding Voltage to be Compared

VAL[9:0] Setting	Voltage to be Compared
B'0000000000	AVss
B'0000000001	$AV_{cc} \times 1/1024^*$
B'0000000010	$AV_{cc} \times 2/1024^*$
:	:
B'1111111100	$AV_{cc} \times 1020/1024^*$
B'1111111101	$AV_{cc} \times 1021/1024^*$
B'1111111110	$AV_{cc} \times 1022/1024^*$
B'1111111111	$AV_{cc} \times 1023/1024^*$

Note: * AVref is used instead of AVcc in the H8S/20323R and H8S/20335R Groups.

27.3 Operation

The A/D converter operates in two operating modes as shown in table 27.5. In A/D conversion mode, the A/D converter converts the analog input of the selected channel by successive approximation with 10-bit resolution. In compare mode, the analog input of the selected channel is compared with the voltage to be specified.

Each operating mode has two operating modes: single mode and scan mode. When changing the analog input channel, to prevent incorrect operation, first clear the ADST bit in ADCSR to 0. The ADST bit can be set at the same time as the operating mode or analog input channel is changed.

Table 27.5 A/D Converter Operating Mode


Operating Mode	Channel Selection Mode	Register Setting
A/D conversion mode	Single mode	ADM1 = 0, SCANE = 0
	Scan mode	ADM1 = 0, SCANE = 1
Compare mode	Single mode	ADM1 = 1, SCANE = 0
	Scan mode	ADM1 = 1, SCANE = 1

27.4 A/D Conversion Mode Operation

27.4.1 Single Mode in A/D Conversion Mode

In single mode in A/D conversion mode, A/D conversion is to be performed only once on the specified single channel. Operations are as follows.

1. A/D conversion is started when the ADST bit in ADCSR is set to 1, according to the software or external trigger input.
2. When A/D conversion is completed, the result is transferred to the A/D data register corresponding to the channel.
3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
4. The ADST bit remains set to 1 during A/D conversion, and is automatically cleared to 0 when conversion ends. When the ADST bit is cleared to 0 during A/D conversion, A/D conversion stops and the A/D converter enters wait state.




**Figure 27.3 A/D Converter Operation in A/D Conversion Mode
(When Channel 1 Is Selected in Single Mode)**

27.4.2 Scan Mode in A/D Conversion Mode

In scan mode in A/D conversion mode, A/D conversion is to be performed sequentially on the specified channels: maximum four channels or maximum eight channels. Operations are as follows.

1. When the ADST bit in ADCSR is set to 1 by a software, timer RC, timer RD or external trigger input, A/D conversion starts on the first channel of the channel set.
The consecutive A/D conversion on maximum four channels (SCANE = 1 and SCANS = 0) or on maximum eight channels (SCANE = 1 and SCANS = 1) can be selected. When the consecutive A/D conversion is performed on the four channels, the A/D conversion starts on AN0 when CH[3:2] = B'00, AN4 when CH[3:2] = B'01, or AN8 when CH[3:2] = B'10. When the consecutive A/D conversion is performed on the eight channels, the A/D conversion starts on AN0 when CH[3:2] = B'00.
2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
3. When conversion of all the selected channels is completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested. The A/D conversion starts again from the first channel of the channel set again.
4. The ADST bit is not cleared automatically, and steps [2] to [3] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the A/D converter enters wait state. If the ADST bit is later set to 1, A/D conversion starts again from the first channel of the channel set.




**Figure 27.4 A/D Converter Operation in A/D Conversion Mode
(When AN0 to AN2 Channels are Selected in Scan Mode)**

27.5 Compare Mode Operation

27.5.1 Single Mode in Compare Mode

In single mode in compare mode, the analog input of one selected channel is compared with the specified voltage. Operations are as follows. The setting of the channel by the CH[3:0] bits in ADCSR is the same as that in A/D conversion mode.

1. Comparison between the analog input of the selected channel and the voltage specified by the VAL[9:0] bits is started when the ADST bit in ADCSR is set to 1 by software or external trigger input.
2. When the comparison is completed, the result is transferred to a bit corresponding to the channel.
3. On completion of comparison, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. In addition, if a condition specified by the CMPFC1 or CMPFC0 bit is satisfied, the CMPF bit in CMPCR is set to 1. If the CMPIE bit is set to 1 at this time, a CMPI interrupt is requested.
4. The ADST bit remains set to 1 during comparison, and is automatically cleared to 0 when comparison ends. When the ADST bit is cleared to 0 during comparison, the A/D converter stops operation and enters wait state.




**Figure 27.5 A/D Converter Operation in Compare Mode
(When Channel 0 Is Selected in Single Mode)**

27.5.2 Scan Mode in Comparison Mode

In scan mode in comparison mode, the analog input of the selected channels (four or eight maximum) are compared sequentially with the specified voltage. Operations are as follows.

1. When the ADST bit in ADCSR is set to 1 by a software, timer RC, timer RD or external trigger input, comparison between the analog input of the selected channels and the voltage specified by the VAL[9:0] bits is started.
The comparison on maximum four channels (SCANE = 1 and SCANS= 0) or on maximum eight channels (SCANE = 1 and SCANS= 1) can be selected. When the consecutive comparison is performed on the four channels, the comparison starts on AN0 when CH[3:2] = B'00, AN4 when CH[3:2] = B'01, or AN8 when CH[3:2] = B'10. When the consecutive comparison is performed on the eight channels, the comparison starts on AN0 when CH[3:2] = B'00.
2. When comparison for each channel is completed, the result is sequentially transferred to a bit corresponding to each channel.
3. When comparison of all the selected channels is completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested. In addition, if a condition specified by the CMPFC1 or CMPFC0 bits is satisfied in any of the selected channels, the CMPF bit in CMPCSR is set to 1. If the CMPIE bit is set to 1 at this time, a CMPI interrupt is requested. The A/D converter starts comparison from the first channel of the channel set.
4. The ADST bit is not cleared automatically when ADSTCLR = 0, and steps [2] to [3] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0 during comparison, the A/D converter stops operation and enters wait state. If the ADST bit is later set to 1, the A/D converter starts comparison from the first channel of the channel set.



**Figure 27.6 A/D Converter Operation in Compare Mode
(When AN0 to AN2 Channels are Selected in Scan Mode)**

27.5.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input when A/D conversion start delay time (t_b) passes after the ADST bit is set to 1, then starts conversion. Figure 27.7 shows the A/D conversion timing. Table 27.6 indicates the A/D conversion time.

As indicated in figure 27.7, the A/D conversion time (t_{CONV}) includes t_b and the input sampling time (t_{SPL}). The length of t_b varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 27.6.

In scan mode, the values given in table 27.6 apply to the first conversion time. The values given in table 27.7 apply to the second and subsequent conversions. In any conversions, the CKS[1:0] bits in ADCR should be set so that the conversion time should fall within the specified A/D conversion characteristics range.




Figure 27.7 A/D Conversion Timing

Table 27.6 A/D Conversion Time (Single Mode)

Item	Symbol	CKS1 = 1					
		CKS0 = 0			CKS0 = 1		
		Min	Typ	Max	Min	Typ	Max
A/D conversion start delay time	t_D	3	—	4	—	3	—
Input sampling time	t_{SPL}	—	30	—	—	15	—
A/D conversion time	t_{CONV}	83	—	84	—	43	—

Note: Values in the table are the number of states.

Table 27.7 A/D Conversion Time (Scan Mode)

CKS1	CKS0	Conversion Time (State)
1	0	80
	1	40

27.5.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the EXTRGS and TRGS[1:0] bits are set to B'001 in ADCR, external trigger input is enabled at the $\overline{\text{ADTRG}}$ pin. A falling edge of the $\overline{\text{ADTRG}}$ pin sets the ADST bit in ADCSR to 1, starting A/D conversion. Other operations, in both single and scan modes, are the same as when the bit ADST has been set to 1 by software. Figure 27.8 shows the timing.




Figure 27.8 External Trigger Input Timing

27.6 Interrupt Source

In A/D conversion mode, an A/D conversion end interrupt (ADI) occurs at the end of A/D conversion. Specifically, the ADF bit in ADCSR is set to 1 when A/D conversion is completed; and if the ADIE bit is 1 at this time, the A/D converter generates an ADI interrupt.

In compare mode, a compare result change interrupt (CMPI) occurs if the comparison result of the specified channel changes (in three cases: from 1 to 0, from 0 to 1, and both). Specifically, the CMPF bit is set when the comparison result between the specified channel and the specified voltage satisfies the specified condition; and if the CMPIE bit is 1 at this time, the A/D converter generates a CMPI interrupt.

The DTC can be activated by an ADI or CMPI interrupt. Having the converted data read by the DTC in response to an ADI or CMPI interrupt enables continuous conversion to be achieved without imposing a load on software.

Table 27.8 A/D Converter Interrupt Source

Name	Interrupt Source	Interrupt Flag	DTC Activation
ADI	End of A/D conversion or comparison	ADF	Possible
CMPI	Comparison result change	CMPF	Possible

27.7 A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

- Resolution
The number of A/D converter digital output codes
- Quantization error
The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 27.9).
- Offset error
The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value B'000000000 (H'000) to B'000000001 (H'001) (see figure 27.10).
- Full-scale error
The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from B'111111110 (H'3FE) to B'111111111 (H'3FF) (see figure 27.10).
- Nonlinearity error
The error with respect to the ideal A/D conversion characteristic between the zero voltage and the full-scale voltage. Does not include the offset error, full-scale error, or quantization error (see figure 27.10).
- Absolute precision
The deviation between the digital value and the analog input value. Includes the offset error, full-scale error, quantization error, and nonlinearity error.




Figure 27.9 A/D Conversion Accuracy Definitions




Figure 27.10 A/D Conversion Accuracy Definitions

27.8 Usage Notes

27.8.1 Module Standby Mode Setting

Operation of the A/D converter can be disabled or enabled using the module standby control register. The initial setting is for operation of the A/D converter to be halted. Register access is enabled by clearing module standby mode. For details, see section 6, Power-Down Modes.

27.8.2 Permissible Signal Source Impedance

This LSI's analog input is designed so that conversion precision is guaranteed for an input signal for which the signal source impedance is $5\text{ k}\Omega$ or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds $5\text{ k}\Omega$, charging may be insufficient and it may not be possible to guarantee the A/D conversion accuracy. However, if a large capacitance is provided externally for conversion in single mode, the input load will essentially comprise only the internal input resistance of $10\text{ k}\Omega$, and the signal source impedance is ignored. However, since a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., $5\text{ mV}/\mu\text{s}$ or greater) (see figure 27.11). When converting a high-speed analog signal or conversion in scan mode, a low-impedance buffer should be inserted.




Figure 27.11 Example of Analog Input Circuit

27.8.3 Influences on Absolute Precision

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND such as AVss.

Care is also required to insure that filter circuits do not communicate with digital signals on the mounting board, so acting as antennas.

27.8.4 Setting Range of Analog Power Supply and Other Pins

If conditions shown below are not met, the reliability of the device may be adversely affected.

- Analog input voltage range
The voltage applied to analog input pin ANn during A/D conversion should be in the range $AV_{SS} \leq AN_n \leq AV_{CC}$.
- Relation between AVcc, AVss and Vcc, Vss
As the relationship between AVcc, AVss and Vcc, Vss, set $AV_{CC} \leq V_{CC}$ and $AV_{SS} = V_{SS}$. If the A/D converter is not used, the AVcc and AVss pins must not be left open.
- AVref setting
Set up the reference voltage on the AVref pin such that $AV_{ref} = AV_{CC}$.

27.8.5 Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values.

Also, digital circuitry must be separated from the analog input signals (AN0 to AN11, AN0_2 to AN3_2), the A/D converter reference voltage input pin (AVref) and the analog power supply (AVcc) by the analog ground (AVss). Also, the analog ground (AVss) should be connected at one point to a stable digital ground (Vss) on the board.

27.8.6 Notes on Noise Countermeasures

A protection circuit connected to prevent damage due to an abnormal voltage such as an excessive surge at the analog input pins (AN0 to AN11, AN0_2 to AN3_2) should be connected between AVcc and AVss, and AVref and AVss as shown in figure 27.12. Also, the bypass capacitors connected to AVcc and AVref, and the filter capacitor connected to AN0 to AN11 or AN0_2 to AN3_2 must be connected to AVss.

If a filter capacitor is connected, the input currents at the analog input pins (AN0 to AN1, AN0_2 to AN3_2) are averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if the current charged and discharged by the capacitance of the sample-and-hold circuit in the A/D converter exceeds the current input via the input impedance (R_{in}), an error will arise in the analog input pin voltage. Careful consideration is therefore required when deciding the circuit constants.




Figure 27.12 Example of Analog Input Protection Circuit

27.8.7 Notes on Analog Input Pins

Analog input pins (AN0 to AN11, AN0_2 to AN3_2) are multiplexed with general I/O ports. Accordingly, if the direction of input or output of the general I/O port is changed or the output value of the general I/O port is changed during A/D conversion, the conversion accuracy may be affected.

Before using an analog input pin multiplexed with general I/O port as a general I/O port, influence on the A/D conversion accuracy should be evaluated carefully.

Section 28 D/A Converter

28.1 Features

- 8-bit resolution
- Output channels: 2 channels
- Maximum conversion time of 3 μ s (with 20 pF load capacitance)
- Output voltage of 0 V to AVcc (H8S/20103R, H8S/20115R, H8S/20223R, H8S/20203R, H8S/20215R, and H8S/20235R Groups)
0 V to AVref (H8S/20323R and H8S/20335R Groups)
- Settable for the module standby mode




Figure 28.1 Block Diagram of D/A Converter

Table 28.1 shows the input/output pin configuration of the D/A converter.

Table 28.1 Pin Configuration

Pin Name	I/O	Function
AVcc	Input	Analog power supply
AVref	Input	D/A converter reference voltage input pin*
AVss	Input	Analog ground
DA0	Output	Channel 0 analog output
DA1	Output	Channel 1 analog output

Note: * Supported only in the H8S/20323R and H8S/20335R Groups.

28.2 Register Descriptions


- D/A data register 0 (DADR0)
- D/A data register 1 (DADR1)
- D/A control register (DACR)

28.2.1 D/A Data Registers 0 and 1 (DADR0 and DADR1)

- DADR0 and DADR1

- DADR0, DADR1

Address: H'FF05D4, H'FF05D5



DADR0 and DADR1 are 8-bit readable/writable registers that store data for conversion. Whenever analog output is enabled, the values in DADR are converted and output to the analog output pins. DADR is initialized to H'00 in standby mode or module standby.

28.2.2 D/A Control Register (DACR)

Address: H'FF05D6

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	DAOE1	DAOE0	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	DAOE1	D/A output enable 1	0: Disables the analog output on channel 1 (DA1). 1: Enables the channel 1 D/A conversion; enables the analog output (DA1).	R/W
6	DAOE0	D/A output enable 0	0: Disables the analog output on channel 0 (DA0). 1: Enables the channel 0 D/A conversion; enables the analog output (DA0).	R/W
5 to 0	—	Reserved	These bits are always read as 0 and cannot be modified.	—

Note: In standby mode or module standby mode, the contents of DACR are retained.

- DAOE1 bit and DAOE0 bit (D/A output enable 1 and 0)
These bits control the D/A conversion and analog output.
The event link function can be used to set the DAOE1 and DAOE0 bits. When the event specified in ELSR31 or ELSR32 of the ELC occurs, the corresponding DAOE1 or DAOE0 bit is set to 1, respectively and the D/A conversion starts.

28.3 Operation

The D/A converter includes D/A conversion circuits for two channels, each of which can operate independently. When DAOE bit in DACR is set to 1, D/A conversion is enabled and the conversion result is output. The operation example of D/A conversion on channel 0 is as follows. Figure 28.2 shows the timing of this operation.

1. Write the conversion data to DADR0.
2. Set the DAOE0 bit in DACR to 1 to start D/A conversion. The conversion result is output from the analog output pin DA0 after the conversion time t_{DCONV} has elapsed. The conversion result is continued to be output until DADR0 is written to again or the DAOE0 bit is cleared to 0. The output value is expressed by the following formula:
 - H8S/20103R, H8S/20115R, H8S/20223R, H8S/20203R, H8S/20215R, and H8S/20235R Groups

$$\frac{\text{DADR contents}}{256} \times AV_{\text{CC}}$$

- H8S/20323R and H8S/20335R Groups

$$\frac{\text{DADR contents}}{256} \times AV_{\text{ref}}$$

3. If DADR0 is written to again, the conversion is immediately started. The conversion result is output after the conversion time t_{DCONV} has elapsed.
4. If the DAOE0 bit is cleared to 0, analog output is disabled.




Figure 28.2 Example of D/A Converter Operation

28.4 Usage Notes

28.4.1 Setting for Module Stop Mode

The module standby control can select to enable/disable the D/A converter operation. The D/A converter does not operate by the initial value of the register. The register can be accessed by releasing the module standby mode. DADR is initialized in module standby.

28.4.2 Operation in Standby Mode

If D/A conversion is enabled and this LSI enters standby mode, DADR is initialized while DACR is held. When the analog power supply current is required to go low in software standby mode, the DAOE1 and DAOE0 bits should be cleared to 0, and D/A output should be disabled.

Section 29 Low-Voltage Detection Circuits

This microcontroller includes a low-voltage detection module consisting of three circuits, LVD0, LVD1, and LVD2.

The circuits are used to prevent abnormal operation (runaway execution) from occurring due to the power supply voltage falling and to recreate the state of the microcontroller before the power supply voltage fell when the power supply voltage rises again.

If the power supply voltage falls below a threshold voltage set by the users application, a warning can be given to the application so the application can shutdown in a controlled manner. If the power supply voltage continues to fall below a second programmable threshold voltage, the device can be safely placed in the reset state. This avoids the situation where the power supply voltage falls below the guaranteed operating voltage and the microcontroller enters an unstable state. Thus, system stability can be improved. If the power supply voltage rises again, active mode is automatically entered.

The circuits monitor the power-supply voltage, and generate a reset or an interrupt when the voltage falls below or rises above a specified value.

Figure 29.1 is a block diagram of the low-voltage detection circuits. Figures 29.2, 29.3, and 29.4 are block diagrams of the LVD2, LVD1 and LVD0 interrupt/reset generation circuits, respectively.

29.1 Features

- Power-on reset function

Monitors the power-supply voltage input to the VCC pin to generate an internal reset signal when power is first supplied.

Releases a reset when the power-supply voltage rises above the specified voltage.

- Low-voltage detection function

Reset function: Monitors the power-supply voltage, and generates an internal reset signal when the voltage falls below a specified value.

Interrupt function: Monitors the power-supply voltage, and generates an interrupt when the voltage falls below or rises above respective specified values.

Detection levels: Nine levels are available for LVD1 and two levels are available for LVD0. (The level is fixed for LVD2.)

External voltage input function: For detection, external pins can be selected for a detection voltage and a reference voltage, respectively (LVD2 only).




Figure 29.1 Block Diagram of Low-Voltage Detection Circuits




Figure 29.2 Block Diagram of LVD2 Interrupt/Reset Generation Circuit




Figure 29.3 Block Diagram of LVD1 Interrupt/Reset Generation Circuit




Figure 29.4 Block Diagram of LVD0 Reset Generation Circuit

29.2 Register Descriptions

This module has the following registers.

- Low-voltage detection circuit control protect register (VDCPR)
- Low-voltage detection circuit 2 control register H (LD2CRH)
- Low-voltage detection circuit 2 control register L (LD2CRL)
- Low-voltage detection circuit 1 control register H (LD1CRH)
- Low-voltage detection circuit 1 control register L (LD1CRL)
- Low-voltage detection circuit 0 control register H (LD0CRH)
- Low-voltage detection circuit 0 control register L (LD0CRL)

29.2.1 Low-Voltage Detection Circuit Control Protect Register (VDCPR)

Address: H'FF0628

Bit:	7	6	5	4	3	2	1	0
	WRI	—	—	—	—	—	—	LDPRC

Value after reset: 1 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	WRI	VDCPR write disable	0: Writing to the VDCPR bit is enabled. 1: Writing to the VDCPR bit is disabled.	W
6 to 1	—	Reserved	These bits are read as 0. The write value should always be 0.	—
0	LDPRC	Low-voltage detection circuit control register write enable	0: Writing to each low-voltage detection circuit control register is disabled. 1: Writing to each low-voltage detection circuit control register is enabled.	R/W

Note: Use a MOV instruction to modify this register.

- WRI bit (VDCPR write disable)
Only when this bit is written to 0, writing to this register is enabled. This bit is always read as 1.
- LDPRC bit (Low-voltage detection circuit control register write enable)
Only when the value of this bit is 1, writing to the low-voltage detection circuit control register (LD2CRH, LD2CRL, LD1CRH, LD1CRL, LD0CRH and LD0CRL) is enabled.

29.2.2 Low-Voltage Detection Circuit 2 Control Register H (LD2CRH)

Address: H'FF0622

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	VD2DF	VD2UF	VD2DFCK[1:0]	VD2DFS	VD2IRCS	VD2MS	VD2RE	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
7	VD2DF	LVD2 power supply voltage drop flag	[Setting condition] <ul style="list-style-type: none"> When the power-supply voltage falls below Vdet2. [Clearing conditions] <ul style="list-style-type: none"> When 1 is read from this bit and then 0 is written to this bit. When the LVD2 circuit is in standby mode. 	R/W
6	VD2UF	LVD2 power supply voltage rise flag	[Setting condition] <ul style="list-style-type: none"> When the power supply voltage falls below Vdet2 and rises to Vdet2 or higher before falling to Vdet0 or lower. [Clearing conditions] <ul style="list-style-type: none"> When 1 is read from this bit and then 0 is written to this bit. When the LVD2 circuit is in standby mode. 	R/W
5, 4	VD2DFCK[1:0]	LVD2 digital filter sampling clock select	00: $\phi_{\text{oco}}/1$ 01: $\phi_{\text{oco}}/2$ 10: $\phi_{\text{oco}}/4$ 11: $\phi_{\text{oco}}/8$	R/W
3	VD2DFS	LVD2 digital filter function select	0: Disables the digital filter function 1: Enables the digital filter function	R/W
2	VD2IRCS	LVD2 interrupt request generation condition select	0: when VCC rises to Vdet2 or higher. 1: when VCC falls to Vdet2 or lower. When VD2DFS = 1, an interrupt request is generated when the voltage reaches Vdet2, regardless of this bit setting. When VD2MS = 1, a reset request is generated when the voltage falls below Vdet2, regardless of this bit setting.	R/W

Bit	Symbol	Bit Name	Description	R/W
1	VD2MS	LVD2 mode select	0: Generates an interrupt request when the voltage reaches Vdet2. 1: Generates a reset request when the voltage reaches Vdet2.	R/W
0	VD2RE	LVD2 interrupt/reset request enable	This bit is enabled when the VD2E bit is 1. 0: Disables interrupt/reset requests when the specified voltage level is detected. 1: Enables interrupt/reset requests when the specified voltage level is detected.	R/W

Note: This register is not initialized by an LVD2 reset and LVD1 reset.

Table 29.1 shows the relationship between LD2CRH settings and the selection function. LD2CRH should be used according to table 29.1.

Table 29.1 LD2CRH Settings and Select Functions

LD2CRH Settings			Selection Function		
VD2MS	VD2DFS	VD2IRCS	LVD2 Falling Reset	LVD2 Falling Interrupt	LVD2 Rising Interrupt
1	x	x	○	—	—
0	1	x	—	○	○
0	0	1	—	○	—
0	0	0	—	—	○

[Legend] x: Don't care.

29.2.3 Low-Voltage Detection Circuit 2 Control Register L (LD2CRL)

Address: H'FF0623

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	VD2E	VD2CVS	VD2RVS	—	—	—	—	—

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	VD2E	LVD2 circuit enable	0: The LVD2 circuit is not used. (In standby mode) 1: The LVD2 circuit is used.	R/W
6	VD2CVS	LVD2 circuit reference voltage input select	0: VCC voltage is used as the reference voltage. 1: Externally input (PA7) voltage is used as the reference voltage.	R/W
5	VD2RVS	LVD2 circuit detection voltage input select	0: Internally generated voltage is used as the detection voltage. 1: Externally input (PA6) voltage is used as the detection voltage.	R/W
4 to 0	—	Reserved	These bits are read as 0. The write value should be 0.	—

Note: This register is not initialized by an LVD2 reset and LVD1 reset.

29.2.4 Low-Voltage Detection Circuit 1 Control Register H (LD1CRH)

Address: H'FF0624

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	VD1DF	VD1UF	VD1DFCK[1:0]	VD1DFS	VD1IRCS	VD1MS	VD1RE	

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	VD1DF	LVD1 power supply voltage drop flag	[Setting condition] <ul style="list-style-type: none"> When the power-supply voltage falls below Vdet1. [Clearing conditions] <ul style="list-style-type: none"> When 1 is read from this bit and then 0 is written to. When the LVD1 circuit is in standby mode. 	R/W
6	VD1UF	LVD1 power supply voltage rise flag	[Setting condition] <ul style="list-style-type: none"> When the power supply voltage falls below Vdet1 and rises to Vdet1 or higher before falling to Vdet0 or lower [Clearing conditions] <ul style="list-style-type: none"> When 1 is read from this bit and then 0 is written to. When the LVD1 circuit is in standby mode. 	R/W
5, 4	VD1DFCK [1:0]	LVD1 digital filter sampling clock select	00: $\phi_{\text{loc0}}/1$ 01: $\phi_{\text{loc0}}/2$ 10: $\phi_{\text{loc0}}/4$ 11: $\phi_{\text{loc0}}/8$	R/W
3	VD1DFS	LVD1 digital filter function select	0: Disables the digital filter function 1: Enables the digital filter function	R/W
2	VD1IRCS	LVD1 interrupt request generation condition select	0: Generates an interrupt request when VCC rises to Vdet1 or more. 1: Generates an interrupt request when VCC falls to Vdet1 or less. When VD1DFS = 1, an interrupt request is generated when the voltage reaches Vdet1, regardless of this bit setting. When VD1MS = 1, a reset request is generated when the voltage falls below Vdet1, regardless of this bit setting.	R/W

Bit	Symbol	Bit Name	Description	R/W
1	VD1MS	LVD1 mode select	0: Generates an interrupt request when the voltage reaches Vdet1. 1: Generates a reset request when the voltage reaches Vdet1.	R/W
0	VD1RE	LVD1 interrupt/reset request enable	This bit is enabled when the VD1E bit is 1. 0: Disables interrupt/reset requests generated when the specified voltage level is detected. 1: Enables interrupt/reset requests generated when the specified voltage level is detected.	R/W

Note: This register is not initialized by an LVD2 reset and LVD1 reset.

Table 29.2 shows the relationship between the LD1CRH settings and selection function. LD1CRH should be set according to table 29.2.

Table 29.2 LD1CRH Settings and Select Functions

LD1CRH			Select Functions		
VD1MS	VD1DFS	VD1IRCS	LVD1 Falling Reset	LVD1 Falling Interrupt	LVD1 Rising Interrupt
1	x	x	○	—	—
0	1	x	—	○	○
0	0	1	—	○	—
0	0	0	—	—	○

[Legend] x: Don't care.

29.2.5 Low-Voltage Detection Circuit 1 Control Register L (LD1CRL)

Address: H'FF0625

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	VD1E	—	—	—	VD1LS[3:0]			

Value after reset: 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
7	VD1E	LVD1 circuit enable	0: The LVD1 circuit is not used. (In standby mode) 1: The LVD1 circuit is used.	R/W
6 to 4	—	Reserved	These bits are read as 0. The write value should be 0.	—
3 to 0	VD1LS [3:0]	LVD1 detection voltage level select 3 to 0	0000: Setting prohibited 0001: Setting prohibited 0010: Setting prohibited 0011: Setting prohibited 0100: Setting prohibited 0101: Setting prohibited 0110: Setting prohibited 0111: 3.15 (typ.) 1000: 3.30 (typ.) 1001: 3.45 (typ.) 1010: 3.60 (typ.) 1011: 3.75 (typ.) 1100: 3.90 (typ.) 1101: 4.05 (typ.) 1110: 4.20 (typ.) 1111: 4.35 (typ.)	R/W

Note: This register is not initialized by an LVD2 reset and LVD1 reset.

29.2.6 Low-Voltage Detection Circuit 0 Control Register H (LD0CRH)

Address: H'FF0626

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	VD0DFCK[1:0]	VD0DFS	—	—	—	—

Value after reset: — 0 0 0 0 0 0 0 1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is read as undefined value. The write value should be 0.	—
6	—	Reserved	This bit is read as 0. The write value should be 0.	—
5, 4	VD0DFCK[1:0]	LVD0 digital filter sampling clock select	00: $\phi_{\text{loco}}/1$ 01: $\phi_{\text{loco}}/2$ 10: $\phi_{\text{loco}}/4$ 11: $\phi_{\text{loco}}/8$	R/W
3	VD0DFS	LVD0 digital filter function select	0: Disables the digital filter function. 1: Enables the digital filter function.	R/W
2, 1	—	Reserved	These bits are read as 0. The write value should always be 0.	—
0	—	Reserved	This bit is read as 1. The write value should be 1.	—

Note: This register is not initialized by an LVD2 reset and LVD1 reset.

29.2.7 Low-Voltage Detection Circuit 0 Control Register L (LD0CRL)

Address: H'FF0627

Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	VD0LS1	—

Value after reset: 1 0 0 0 0 0 0 0 1

Bit	Symbol	Bit Name	Description	R/W
7	—	Reserved	This bit is read as 1. The write value should be 1.	—
6 to 2	—	Reserved	These bits are read as 0. The write value should be 0.	—
1	VD0LS1	LVD0 detection voltage level select	0: 2.40 (typ.) 1: 3.85 (typ.)	R/W
0	—	Reserved	This bit is read as 1. The write value should be 1.	—

Note: This register is not initialized by an LVD2 reset and LVD1 reset.

29.3 Operation

29.3.1 Power-On Reset Function

Figure 29.5 shows the operation timing of the power-on reset function. During the power-on reset function, the LVDO circuit monitors the power-supply voltage level to initialize the entire chip.

When the power-supply voltage level rises above V_{det0} , the prescaler is released from its reset state and starts counting. The OVF signal is generated to release the internal reset signal after the prescaler has counted $128 \phi_{loco}$ cycles. After a power-on reset, the LVDO reset function is always enabled.




Figure 29.5 Operational Timing of Power-On Reset

29.3.2 Low-Voltage Detection Circuit

(1) Low Voltage Detect Reset 2 (LVDR2)

LVDR2 is a reset generated by the LVD2 circuit. Figure 29.6 shows the operation timing of the LVDR2.

The LVD2 enters the module-standby state after release from a power-on reset. To operate the LVDR2, set the VD2E bit in LD2CRL to 1, wait for $50\ \mu\text{s}$ ($t_{d(E-A)}$) until the detection voltage and the low-voltage detection circuit 2 operation have stabilized using a software timer, etc., then set the VD2MS and VD2RE bits in LD2CRH to 1. After that, the output settings of I/O ports must be made. To cancel the LVDR2, first the VD2RE bit in LD2CRH should be cleared to 0 and then the VD2E bit in LD2CRL should be cleared to 0. Figure 29.7 shows the procedure to set the LVDR2.

When the power-supply voltage falls below $V_{\text{det}2}$, the LVDR2 clears the $\overline{\text{LVDRES}2}$ signal to 0, and resets the prescaler. The low-voltage detection reset state remains in place until a power-on reset is generated. When the power-supply voltage rises above the $V_{\text{det}2}$ voltage again, the prescaler starts counting. It counts $32\ \phi_{\text{loco}}$ cycles, and then releases the internal reset signal.

Note that if the power supply voltage falls below $V_{\text{LVD}2\text{min}} = 2.7\ \text{V}$ and then rises from that point, the LVDR2 may not occur. Such a case should be evaluated thoroughly.

If the power supply voltage falls below $V_{\text{det}0}$, a power-on reset occurs.





Figure 29.6 Operation Timing of LVDR2

**Figure 29.7 Procedure to Set LVDR2**

(2) Low Voltage Detect Interrupt 2 (LVDI2)

LVDI2 is an interrupt generated by the LVD2 circuit. Figure 29.8 shows the operation timing of LVDI2.

The LVD2 enters the module-standby state after release from a power-on reset. To operate the LVDI2, set the VD2E bit in LD2CRL to 1, wait for $50\ \mu\text{s}$ ($t_{d(E-A)}$) until the detection voltage and the low-voltage detection circuit 2 operation have stabilized using a software timer, etc., then clear the VD2MS bit to 0 and set the VD2RE bit to 1 in LD2CRH. After that, the output settings of I/O ports must be made. To cancel the LVDI2, first the VD2RE bit in LD2CRH should be cleared to 0 and then the VD2E bit in LD2CRL should be cleared to 0. Figure 29.9 shows the procedure to set the LVDI2.

When the power-supply voltage falls below V_{det2} , the LVDI2 clears the $\overline{\text{LVDINT2}}$ signal to 0 and the VD2DFS bit in LD2CRH is set to 1. If the VD2DFS or VD2IRCS bit in LD2CRH is 1 at this time, an LVD2 interrupt request is simultaneously generated. In this case, the necessary data must be saved in the on-chip flash memory area or external EEPROM, etc, and a transition must be made to standby mode or sleep mode. Until this processing is completed, the power supply voltage must be higher than the lower limit of the guaranteed operating voltage.

When the power-supply voltage does not fall below V_{det0} but rises above V_{det2} , the LVDI2 sets the $\overline{\text{LVDINT2}}$ signal to 1 and set the VD2UF bit in LD2CRH to 1. If the VD2DFS bit in LD2CRH is 1 or the VD2IRCS bit in LD2CRH is 0 at this time, an LVD2 interrupt request is simultaneously generated.

If the power supply voltage falls below V_{det0} , a power-on reset occurs.




Figure 29.8 Operation Timing of LVDI2




Figure 29.9 Procedure to Set LVDI2

(3) Low Voltage Detect Reset 1 (LVDR1)

LVDR1 is a reset generated by the LVD1 circuit. Figure 29.10 shows the operation timing of the LVDR1.

The LVD1 enters the module-standby state after release from a power-on reset. To operate the LVDR1, set the VD1E bit in LD1CRL to 1, wait for $50\ \mu\text{s}$ ($t_{d(E-A)}$) until the detection voltage and the low-voltage detection circuit 1 operation have stabilized using a software timer, etc., then set the VD1MS and VD1RE bits in LD1CRH to 1. After that, the output settings of I/O ports must be made. To cancel the LVDR1, first the VD1RE bit in LD1CRH should be cleared to 0 and then the VD1E bit in LD1CRL should be cleared to 0. Figure 29.11 shows the procedure to set the LVDR1.

When the power-supply voltage falls below V_{det1} , the LVDR1 clears the $\overline{\text{LVDRES1}}$ signal to 0, and resets the prescaler. The low-voltage detection reset state remains in place until a power-on reset is generated. When the power-supply voltage rises above the V_{det1} voltage again, the prescaler starts counting. It counts $32\ \phi_{\text{loco}}$ cycles, and then releases the internal reset signal.

Note that if the power supply voltage falls below $V_{LVD1\text{min}} = 2.7\ \text{V}$ and then rises from that point, the LVDR1 may not occur. Such a case should be evaluated thoroughly.

If the power supply voltage falls below V_{det0} , a power-on reset occurs.




Figure 29.10 Operation Timing of LVDR1




Figure 29.11 Procedure to Set LVDR1

(4) Low Voltage Detect Interrupt 1 (LVDI1)

LVDI1 is an interrupt generated by the LVD1 circuit. Figure 29.12 shows the operation timing of LVDI1.

The LVD1 enters the module-standby state after release from a power-on reset is canceled. To operate the LVDI1, set the VD1E bit in LD1CRL to 1, wait for $50\ \mu\text{s}$ ($t_{d(E-A)}$) until the detection voltage and the low-voltage detection circuit 1 operation have stabilized using a software timer, etc., then clear the VD1MS bit to 0 and set the VD1RE bit to 1 in LD1CRH. After that, the output settings of I/O ports must be made. To cancel the LVDI1, first the VD1RE bit in LD1CRH should be cleared to 0 and then the VD1E bit in LD1CRL should be cleared to 0. Figure 29.13 shows the procedure to set the LVDI1.

When the power-supply voltage falls below V_{det1} , the LVDI1 clears the $\overline{\text{LVDINT1}}$ signal to 0 and the VD1DFS bit in LD1CRH is set to 1. If the VD1DFS or VD1IRCS bit in LD1CRH is 1 at this time, an LVD1 interrupt request is simultaneously generated. In this case, the necessary data must be saved in the on-chip flash memory area or external EEPROM, etc, and a transition must be made to standby mode or sleep mode. Until this processing is completed, the power supply voltage must be higher than the lower limit of the guaranteed operating voltage.

When the power-supply voltage does not fall below V_{det0} but rises above V_{det1} , the LVDI2 sets the $\overline{\text{LVDINT1}}$ signal to 1 and set the VD1UF bit in LD2CRH to 1. If the VD1DFS bit in LD1CRH is 1 or the VD1IRCS bit in LD1CRH is 0 at this time, an LVD1 interrupt request is simultaneously generated.

If the power supply voltage falls below V_{det0} , a power-on reset occurs.





Figure 29.12 Operational Timing of LVDI1

**Figure 29.13 Procedure to Set LVD1I**

(5) Low Voltage Detect Reset 0 (LVDR0)

LVDR0 is a reset generated by the LVD0 circuit. Figure 29.14 shows the operation timing of the LVDR0.

After a power-on reset is released, the LVD0 circuit is always enabled.

When the power-supply voltage falls below V_{det0} , the LVDR0 clears the $\overline{LVDRES0}$ signal to 0, and resets the prescaler, and a power-on reset operation is enabled. When the power-supply voltage rises above the V_{det0} voltage again, the prescaler starts counting. It counts 128 ϕ loco cycles, and then releases the internal reset signal.

Note that if the power supply voltage falls below $V_{LVD0min} = 1.8\text{ V}$ and then rises from that point, the LVDR0 may not occur. Such a case should be evaluated thoroughly.

When LVDR0 is to be used with the VD0LS1 bit in LD0CRL set to 0 (2.4 V, typ.) and the power-supply voltage is falling, ensure that the transition to standby mode takes place before the power-supply voltage falls below 2.7 V. On the other hand, when the power-supply voltage is rising, ensure that the power-supply voltage has risen above 2.7 V before de-asserting the internal reset signal.




Figure 29.14 Operation Timing of LVDR0

Section 30 List of Registers

The address list gives information on the on-chip I/O register addresses, how the register bits are configured, and the register states in each operation mode. The information is given as shown below.

1. Register Addresses (address order)

- Registers are listed from the lower allocation addresses.
- Registers are classified by functional modules.
- The data bus width is indicated.
- The number of access states is indicated.

2. Register Bits

- Bit configurations of the registers are described in the same order as the register addresses (address order).
- Reserved bits are indicated by — in the bit name column.
- When registers consist of 16 bits, bits are described from the MSB side.

3. Register States in Each Operating Mode

- Register states are described in the same order as the register addresses (address order).
- The register states described here are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, see the section on that on-chip peripheral module.

30.1 Register Addresses (Address Order)

The data-bus width column indicates the number of bits. The access-state column shows the number of states of the selected reference clock that is required for access to the register.

Note: Do not attempt to access undefined or reserved addresses. Correct operation of the access itself or later operations is not guaranteed when such an address is accessed.

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Port mode register 1	PMR1	8	H'FF0000	I/O port	8	2
Port mode register 2	PMR2	8	H'FF0001	I/O port	8	2
Port mode register 3	PMR3	8	H'FF0002	I/O port	8	2
Port mode register 4* ¹	PMR4	8	H'FF0003	I/O port	8	2
Port mode register 5	PMR5	8	H'FF0004	I/O port	8	2
Port mode register 6	PMR6	8	H'FF0005	I/O port	8	2
Port mode register 7* ¹	PMR7	8	H'FF0006	I/O port	8	2
Port mode register 8	PMR8	8	H'FF0007	I/O port	8	2
Port mode register 9* ²	PMR9	8	H'FF0008	I/O port	8	2
Port mode register A	PMRA	8	H'FF0009	I/O port	8	2
IIC/SSU select register	ICSUSR	8	H'FF000B	IIC/SSU	8	2
Port mode register J	PMRJ	8	H'FF000C	I/O port	8	2
Port pull-up control register 1	PUCR1	8	H'FF0010	I/O port	8	2
Port pull-up control register 2	PUCR2	8	H'FF0011	I/O port	8	2
Port pull-up control register 3	PUCR3	8	H'FF0012	I/O port	8	2
Port pull-up control register 4* ¹	PUCR4	8	H'FF0013	I/O port	8	2
Port pull-up control register 5	PUCR5	8	H'FF0014	I/O port	8	2
Port pull-up control register 6	PUCR6	8	H'FF0015	I/O port	8	2
Port pull-up control register 7* ¹	PUCR7	8	H'FF0016	I/O port	8	2
Port pull-up control register 8	PUCR8	8	H'FF0017	I/O port	8	2
Port pull-up control register 9* ²	PUCR9	8	H'FF0018	I/O port	8	2
Port pull-up control register A	PUCRA	8	H'FF0019	I/O port	8	2
Port pull-up control register B	PUCRB	8	H'FF001A	I/O port	8	2
Port pull-up control register J	PUCRJ	8	H'FF001C	I/O port	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Port drive control register 1	PDVR1	8	H'FF0030	I/O port	8	2
Port drive control register 2	PDVR2	8	H'FF0031	I/O port	8	2
Port drive control register 3	PDVR3	8	H'FF0032	I/O port	8	2
Port drive control register 4* ¹	PDVR4	8	H'FF0033	I/O port	8	2
Port drive control register 5	PDVR5	8	H'FF0034	I/O port	8	2
Port drive control register 6	PDVR6	8	H'FF0035	I/O port	8	2
Port drive control register 7* ¹	PDVR7	8	H'FF0036	I/O port	8	2
Port drive control register 8	PDVR8	8	H'FF0037	I/O port	8	2
Port drive control register 9* ²	PDVR9	8	H'FF0038	I/O port	8	2
Port 1 peripheral function mapping register 1	PMCR11	8	H'FF0040	PMC	8	2
Port 1 peripheral function mapping register 2	PMCR12	8	H'FF0041	PMC	8	2
Port 1 peripheral function mapping register 3	PMCR13	8	H'FF0042	PMC	8	2
Port 1 peripheral function mapping register 4	PMCR14	8	H'FF0043	PMC	8	2
Port 2 peripheral function mapping register 1	PMCR21	8	H'FF0044	PMC	8	2
Port 2 peripheral function mapping register 2	PMCR22	8	H'FF0045	PMC	8	2
Port 2 peripheral function mapping register 3	PMCR23	8	H'FF0046	PMC	8	2
Port 2 peripheral function mapping register 4	PMCR24	8	H'FF0047	PMC	8	2
Port 3 peripheral function mapping register 1	PMCR31	8	H'FF0048	PMC	8	2
Port 3 peripheral function mapping register 2	PMCR32	8	H'FF0049	PMC	8	2
Port 3 peripheral function mapping register 3	PMCR33	8	H'FF004A	PMC	8	2
Port 3 peripheral function mapping register 4	PMCR34	8	H'FF004B	PMC	8	2
Port 4 peripheral function mapping register 1* ¹	PMCR41	8	H'FF004C	PMC	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Port 4 peripheral function mapping register 2* ¹	PMCR42	8	H'FF004D	PMC	8	2
Port 4 peripheral function mapping register 3* ¹	PMCR43	8	H'FF004E	PMC	8	2
Port 4 peripheral function mapping register 4* ¹	PMCR44	8	H'FF004F	PMC	8	2
Port 5 peripheral function mapping register 1	PMCR51	8	H'FF0050	PMC	8	2
Port 5 peripheral function mapping register 2	PMCR52	8	H'FF0051	PMC	8	2
Port 5 peripheral function mapping register 3	PMCR53	8	H'FF0052	PMC	8	2
Port 5 peripheral function mapping register 4	PMCR54	8	H'FF0053	PMC	8	2
Port 6 peripheral function mapping register 1	PMCR61	8	H'FF0054	PMC	8	2
Port 6 peripheral function mapping register 2	PMCR62	8	H'FF0055	PMC	8	2
Port 6 peripheral function mapping register 3	PMCR63	8	H'FF0056	PMC	8	2
Port 6 peripheral function mapping register 4	PMCR64	8	H'FF0057	PMC	8	2
Port 7 peripheral function mapping register 2* ¹	PMCR72	8	H'FF0059	PMC	8	2
Port 7 peripheral function mapping register 3* ¹	PMCR73	8	H'FF005A	PMC	8	2
Port 7 peripheral function mapping register 4* ¹	PMCR74	8	H'FF005B	PMC	8	2
Port 8 peripheral function mapping register 1* ¹	PMCR81	8	H'FF005C	PMC	8	2
Port 8 peripheral function mapping register 2* ¹	PMCR82	8	H'FF005D	PMC	8	2
Port 8 peripheral function mapping register 3	PMCR83	8	H'FF005E	PMC	8	2
Port 8 peripheral function mapping register 4	PMCR84	8	H'FF005F	PMC	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Port 9 peripheral function mapping register 1* ²	PMCR91	8	H'FF0060	PMC	8	2
Port 9 peripheral function mapping register 2* ²	PMCR92	8	H'FF0061	PMC	8	2
Port 9 peripheral function mapping register 3* ²	PMCR93	8	H'FF0062	PMC	8	2
Port 9 peripheral function mapping register 4* ²	PMCR94	8	H'FF0063	PMC	8	2
Peripheral function mapping register write-protect register	PMCWPR	8	H'FF0065	PMC	8	2
Port A peripheral function mapping register 3* ³	PMCR3	8	H'FF0066	PMC	8	2
Port A peripheral function mapping register 4* ³	PMCR4	8	H'FF0067	PMC	8	2
LIN control register	LINCR	8	H'FF0518	HW-LIN	8	2
LIN status register	LINST	8	H'FF0519	HW-LIN	8	2
Interrupt control register	INTCR	8	H'FF0520	Interrupt	8	2
IRQ enable register	IER	8	H'FF0521	Interrupt	8	2
IRQ sense control register H	ISCRH	8	H'FF0522	Interrupt	8	2
IRQ sense control register L	ISCR L	8	H'FF0523	Interrupt	8	2
IRQ status register	ISR	8	H'FF0524	Interrupt	8	2
IRQ noise canceler control register	INCCR	8	H'FF0525	Interrupt	8	2
Interrupt vector offset register	VOFR	16	H'FF0526	Interrupt	8	2
Event link interrupt control status register	ELCSR	8	H'FF0528	Interrupt	8	2
Interrupt priority register A	IPRA	8	H'FF0529	Interrupt	8	2
Interrupt priority register B	IPRB	8	H'FF052A	Interrupt	8	2
Interrupt priority register C	IPRC	8	H'FF052B	Interrupt	8	2
Interrupt priority register D	IPRD	8	H'FF052C	Interrupt	8	2
Interrupt priority register E	IPRE	8	H'FF052D	Interrupt	8	2
Interrupt priority register F	IPRF	8	H'FF052E	Interrupt	8	2
Interrupt priority register G	IPRG	8	H'FF052F	Interrupt	8	2
Interrupt priority register H	IPRH	8	H'FF0530	Interrupt	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Interrupt priority register I	IPRI	8	H'FF0531	Interrupt	8	2
Interrupt priority register J	IPRJ	8	H'FF0532	Interrupt	8	2
DTC enable register A	DTCERA	8	H'FF0534	DTC	8	2
DTC enable register B	DTCERB	8	H'FF0535	DTC	8	2
DTC enable register C	DTCERC	8	H'FF0536	DTC	8	2
DTC enable register D	DTCERD	8	H'FF0537	DTC	8	2
DTC enable register E	DTCERE	8	H'FF0538	DTC	8	2
DTC enable register F* ²	DTCERF	8	H'FF0539	DTC	8	2
DTC enable register G	DTCERG	8	H'FF053A	DTC	8	2
DTC enable register H	DTCERH	8	H'FF053B	DTC	8	2
DTC vector register	DTVECR	8	H'FF053D	DTC	8	2
Serial mode register	SMR	8	H'FF0550	SCI3	8	3
Bit rate register	BRR	8	H'FF0551	SCI3	8	3
Serial control register 3	SCR3	8	H'FF0552	SCI3	8	3
Transmit data register	TDR	8	H'FF0553	SCI3	8	3
Serial status register	SSR	8	H'FF0554	SCI3	8	3
Receive data register	RDR	8	H'FF0555	SCI3	8	3
Sampling mode register	SPMR	8	H'FF0556	SCI3	8	3
Serial mode register_2	SMR_2	8	H'FF0558	SCI3_2	8	3
Bit rate register_2	BRR_2	8	H'FF0559	SCI3_2	8	3
Serial control register 3_2	SCR3_2	8	H'FF055A	SCI3_2	8	3
Transmit data register_2	TDR_2	8	H'FF055B	SCI3_2	8	3
Serial status register_2	SSR_2	8	H'FF055C	SCI3_2	8	3
Receive data register_2	RDR_2	8	H'FF055D	SCI3_2	8	3
Sampling mode register_2	SPMR_2	8	H'FF055E	SCI3_2	8	3
Serial mode register_X	SMR_X	8	H'FF0560	SCI3_X	8	3
Bit rate register_X	BRR_X	8	H'FF0561	SCI3_X	8	3
Serial control register 3_X	SCR3_X	8	H'FF0562	SCI3_X	8	3
Transmit data register_X	TDR_X	8	H'FF0563	SCI3_X	8	3
Serial status register_X	SSR_X	8	H'FF0564	SCI3_X	8	3
Receive data register_X	RDR_X	8	H'FF0565	SCI3_X	8	3

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Sampling mode register_X	SPMR_X	8	H'FF0566	SCI3_X	8	3
Timer RD counter_2* ²	TRDCNT_2	16	H'FF0570	Timer RD (unit 1, channel 2)	16* ⁴	2
General register A_2* ²	GRA_2	16	H'FF0572		16* ⁴	2
General register B_2* ²	GRB_2	16	H'FF0574		16* ⁴	2
General register C_2* ²	GRC_2	16	H'FF0576		16* ⁴	2
General register D_2* ²	GRD_2	16	H'FF0578		16* ⁴	2
Timer RD counter_3* ²	TRDCNT_3	16	H'FF057A	Timer RD (unit 1, channel 3)	16* ⁴	2
General register A_3* ²	GRA_3	16	H'FF057C		16* ⁴	2
General register B_3* ²	GRB_3	16	H'FF057E		16* ⁴	2
General register C_3* ²	GRC_3	16	H'FF0580		16* ⁴	2
General register D_3* ²	GRD_3	16	H'FF0582		16* ⁴	2
Timer RD control register_2* ²	TRDCR_2	8	H'FF0584	Timer RD (unit 1, channel 2)	8	2
Timer RD I/O control register A_2* ²	TRDIORA_2	8	H'FF0585		8	2
Timer RD I/O control register C_2* ²	TRDIORC_2	8	H'FF0586		8	2
Timer RD status register_2* ²	TRDSR_2	8	H'FF0587		8	2
Timer RD interrupt enable register_2* ²	TRDIER_2	8	H'FF0588		8	2
PWM mode output level control register_2* ²	POCR_2	8	H'FF0589		8	2
Timer RD digital filtering function select register_2* ²	TRDDF_2	8	H'FF058A		8	2
Timer RD control register_3* ²	TRDCR_3	8	H'FF058B	Timer RD (unit 1, channel 3)	8	2
Timer RD I/O control register A_3* ²	TRDIORA_3	8	H'FF058C		8	2
Timer RD I/O control register C_3* ²	TRDIORC_3	8	H'FF058D		8	2
Timer RD status register_3* ²	TRDSR_3	8	H'FF058E		8	2
Timer RD interrupt enable register_3* ²	TRDIER_3	8	H'FF058F		8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
PWM mode output level control register_3* ²	POCR_3	8	H'FF0590	Timer RD (unit 1, channel 3)	8	2
Timer RD digital filtering function select register_3* ²	TRDDF_3	8	H'FF0591		8	2
Timer RD status register_23* ²	TRDSTR_23	8	H'FF0592	Timer RD (unit 1, channels 2 and 3 in common)	8	2
Timer RD mode register_23* ²	TRDMDR_23	8	H'FF0593		8	2
Timer RD PWM mode register_23* ²	TRDPMR_23	8	H'FF0594		8	2
Timer RD function control register_23* ²	TRDFCR_23	8	H'FF0595		8	2
Timer RD output master enable register 1_23* ²	TRDOER1_23	8	H'FF0596		8	2
Timer RD output master enable register 2_23* ²	TRDOER2_23	8	H'FF0597		8	2
Timer RD output control register_23* ²	TRDOCR_23	8	H'FF0598		8	2
Timer RD A/D conversion start trigger control register_23* ²	TRDADCR_23	8	H'FF0599		8	2
I ² C bus control register 1	ICCR1	8	H'FF05C8	IIC2/SSU	8	2
SS control register H	SSCRH				8	2
I ² C bus control register 2	ICCR2	8	H'FF05C9	IIC2/SSU	8	2
SS control register L	SSCRL				8	2
I ² C bus mode register	ICMR	8	H'FF05CA	IIC2/SSU	8	2
SS mode register	SSMR				8	2
I ² C bus interrupt enable register	ICIER	8	H'FF05CB	IIC2/SSU	8	2
SS enable register	SSEER				8	2
I ² C bus status register	ICSR	8	H'FF05CC	IIC2/SSU	8	2
SS status register	SSSR				8	2
Slave address register	SAR	8	H'FF05CD	IIC2/SSU	8	2
SS mode register 2	SSMR2				8	2
I ² C bus transmit data register	ICDRT	8	H'FF05CE	IIC2/SSU	8	2
SS transmit data register	SSTDR				8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
I ² C bus receive data register	ICDRR	8	H'FF05CF	IIC2/SSU	8	2
SS receive data register	SSRDR				8	2
D/A data register 0	DADR0	8	H'FF05D4	D/A converter	8	2
D/A data register 1	DADR1	8	H'FF05D5	D/A converter	8	2
D/A control register	DACR	8	H'FF05D6	D/A converter	8	2
IrDA control register	IrCR	8	H'FF05DE	SCI3_2	8	2
A/D data register 0	ADDR0	16	H'FF05E0	A/D converter (unit 1)	16	2
Compare data register	CMPR	8	H'FF05E0	A/D converter (unit 1)	16* ⁵	2
A/D data register 1	ADDR1	16	H'FF05E2	A/D converter (unit 1)	16	2
Compare control/status register	CMPCSR	8	H'FF05E2	A/D converter (unit 1)	16* ⁵	2
A/D data register 2	ADDR2	16	H'FF05E4	A/D converter (unit 1)	16	2
Compare voltage register H	CMPVALH	8	H'FF05E4	A/D converter (unit 1)	16* ⁵	2
A/D data register 3	ADDR3	16	H'FF05E6	A/D converter (unit 1)	16	2
Compare voltage register L	CMPVALL	8	H'FF05E6	A/D converter (unit 1)	16* ⁵	2
A/D data register 4	ADDR4	16	H'FF05E8	A/D converter (unit 1)	16	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
A/D data register 5	ADDR5	16	H'FF05EA	A/D converter (unit 1)	16	2
A/D data register 6	ADDR6	16	H'FF05EC	A/D converter (unit 1)	16	2
A/D data register 7	ADDR7	16	H'FF05EE	A/D converter (unit 1)	16	2
A/D control/status register	ADCSR	8	H'FF05F0	A/D converter (unit 1)	8	2
A/D control register	ADCR	8	H'FF05F1	A/D converter (unit 1)	8	2
A/D mode register	ADMR	8	H'FF05F4	A/D converter (unit 1)	8	2
A/D data register 0_2* ⁶	ADDR0_2	16	H'FF0600	A/D converter (unit 2)	16	2
Compare data register_2* ⁶	CMPR_2	8	H'FF0600	A/D converter (unit 2)	16* ⁵	2
A/D data register 1_2* ⁶	ADDR1_2	16	H'FF0602	A/D converter (unit 2)	16	2
Compare control/status register_2* ⁶	CMPCSR_2	8	H'FF0602	A/D converter (unit 2)	16* ⁵	2
A/D data register 2_2* ⁶	ADDR2_2	16	H'FF0604	A/D converter (unit 2)	16	2
Compare voltage register H_2* ⁶	CMPVALH_2	8	H'FF0604	A/D converter (unit 2)	16* ⁵	2
A/D data register 3_2* ⁶	ADDR3_2	16	H'FF0606	A/D converter (unit 2)	16	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Compare voltage register L_2* ⁶	CMPVALL_2	8	H'FF0606	A/D converter (unit 2)	16* ⁵	2
A/D control/status register_2* ⁶	ADCSR_2	8	H'FF0610	A/D converter (unit 2)	8	2
A/D control register_2* ⁶	ADCR_2	8	H'FF0611	A/D converter (unit 2)	8	2
A/D mode register_2* ⁶	ADMR_2	8	H'FF0614	A/D converter (unit 2)	8	2
Reset source flag register	RSTFR	8	H'FF0620	Exception handling	8	2
Low-voltage detection circuit 2 control register H	LD2CRH	8	H'FF0622	Low-voltage-detection circuit	8	2
Low-voltage detection circuit 2 control register L	LD2CRL	8	H'FF0623		8	2
Low-voltage detection circuit 1 control register H	LD1CRH	8	H'FF0624		8	2
Low-voltage detection circuit 1 control register L	LD1CRL	8	H'FF0625		8	2
Low-voltage detection circuit 0 control register H	LD0CRH	8	H'FF0626		8	2
Low-voltage detection circuit 0 control register L	LD0CRL	8	H'FF0627		8	2
Low-voltage detection circuit control protect register	VDCPR	8	H'FF0628		8	2
High-speed OCO control register	HOCR	8	H'FF062A	Clock oscillator	8	2
High-speed OCO trimming data protect register	HOTRMDPR	8	H'FF062B		8	2
High-speed OCO trimming data register 1	HOTRMDR1	8	H'FF062C		8	2
High-speed OCO trimming data register 2	HOTRMDR2	8	H'FF062D		8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
High-speed OCO trimming data register 3	HOTRMDR3	8	H'FF062E	Clock oscillator	8	2
High-speed OCO trimming data register 4	HOTRMDR4	8	H'FF062F		8	2
32-MHz high-speed OCO trimming data register 1	HO32TRMDR1	8	H'FF063A		8	2
32-MHz high-speed OCO trimming data register 2	HO32TRMDR2	8	H'FF063B		8	2
32-MHz high-speed OCO trimming data register 3	HO32TRMDR3	8	H'FF063C		8	2
32-MHz high-speed OCO trimming data register 4	HO32TRMDR4	8	H'FF063D		8	2
Timer RG counter	TRGCNT	16	H'FF0640	Timer RG	16* ⁴	2
General register A	GRA	16	H'FF0642	Timer RG	16* ⁴	2
General register B	GRB	16	H'FF0644	Timer RG	16* ⁴	2
Timer RG mode register	TRGMDR	8	H'FF0646	Timer RG	8	2
Timer RG counter control register	TRGCNTCR	8	H'FF0647	Timer RG	8	2
Timer RG control register	TRGCR	8	H'FF0648	Timer RG	8	2
Timer RG I/O control register	TRGIOR	8	H'FF0649	Timer RG	8	2
Timer RG status register	TRGSR	8	H'FF064A	Timer RG	8	2
Timer RG interrupt enable register	TRGIER	8	H'FF064B	Timer RG	8	2
GRA buffer register	BRA	16	H'FF064C	Timer RG	16* ⁴	2
GRB buffer register	BRB	16	H'FF064E	Timer RG	16* ⁴	2
Flash memory control register 1	FLMCR1	8	H'FF0660	FLASH	8	2
Flash memory control register 2	FLMCR2	8	H'FF0661	FLASH	8	2
Flash memory data flash protect register	DFPR	8	H'FF0662	FLASH	8	2
Flash memory status register	FLMSTR	8	H'FF0663	FLASH	8	2
Event link setting register 0	ELSR0	8	H'FF0680	ELC	8	2
Event link setting register 1	ELSR1	8	H'FF0681	ELC	8	2
Event link setting register 2* ⁷	ELSR2	8	H'FF0682	ELC	8	2
Event link setting register 3	ELSR3	8	H'FF0683	ELC	8	2
Event link setting register 4	ELSR4	8	H'FF0684	ELC	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Event link setting register 8	ELSR8	8	H'FF0688	ELC	8	2
Event link setting register 10	ELSR10	8	H'FF068A	ELC	8	2
Event link setting register 11* ⁸	ELSR11	8	H'FF068B	ELC	8	2
Event link setting register 12	ELSR12	8	H'FF068C	ELC	8	2
Event link setting register 14	ELSR14	8	H'FF068E	ELC	8	2
Event link setting register 15	ELSR15	8	H'FF068F	ELC	8	2
Event link setting register 18	ELSR18	8	H'FF0692	ELC	8	2
Event link setting register 19	ELSR19	8	H'FF0693	ELC	8	2
Event link setting register 21	ELSR21	8	H'FF0695	ELC	8	2
Event link setting register 22	ELSR22	8	H'FF0696	ELC	8	2
Event link setting register 23	ELSR23	8	H'FF0697	ELC	8	2
Event link setting register 24	ELSR24	8	H'FF0698	ELC	8	2
Event link setting register 29	ELSR29	8	H'FF069D	ELC	8	2
Event link setting register 30	ELSR30	8	H'FF069E	ELC	8	2
Event link setting register 31	ELSR31	8	H'FF069F	ELC	8	2
Event link setting register 32	ELSR32	8	H'FF06A0	ELC	8	2
Port-group setting register 1	PGR1	8	H'FF06A2	ELC	8	2
Port-group setting register 2	PGR2	8	H'FF06A3	ELC	8	2
Port-group control register 1	PGC1	8	H'FF06A6	ELC	8	2
Port-group control register 2	PGC2	8	H'FF06A7	ELC	8	2
Port buffer register 1	PDBF1	8	H'FF06AA	ELC	8	2
Port buffer register 2	PDBF2	8	H'FF06AB	ELC	8	2
Event link port setting register 0	PEL0	8	H'FF06AD	ELC	8	2
Event link port setting register 1	PEL1	8	H'FF06AE	ELC	8	2
Event link port setting register 2	PEL2	8	H'FF06AF	ELC	8	2
Event link port setting register 3	PEL3	8	H'FF06B0	ELC	8	2
Event link option setting register A	ELOPA	8	H'FF06B5	ELC	8	2
Event link option setting register B	ELOPB	8	H'FF06B6	ELC	8	2
Event link option setting register C	ELOPC	8	H'FF06B7	ELC	8	2
Event-generation timer control register	ELTMCR	8	H'FF06B8	ELC	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Event-generation timer interval setting register A	ELTMSA	8	H'FF06B9	ELC	8	2
Event-generation timer interval setting register B	ELTMSB	8	H'FF06BA	ELC	8	2
Even-generation delay time selection register	ELTMDR	8	H'FF06BB	ELC	8	2
Event link control register	ELCR	8	H'FF06BC	ELC	8	2
ELC timer counter	ELTMCNT	16	H'FF06C0	ELC	16 ^{*4}	2
System clock control register	SYSCCR	8	H'FF06D0	SYSTEM	16 ^{*9}	2
Power-down control register 1	LPCR1	8	H'FF06D1	SYSTEM	16 ^{*9}	2
Power-down control register 2	LPCR2	8	H'FF06D2	SYSTEM	16 ^{*9}	2
Power-down control register 3	LPCR3	8	H'FF06D3	SYSTEM	16 ^{*9}	2
Backup control register	BAKCR	8	H'FF06D4	SYSTEM	16 ^{*9}	2
OSC oscillation settling control status register	OSCCSR	8	H'FF06D5	Clock oscillator	16 ^{*9}	2
Reset control register	RSTCR	8	H'FF06DA	Exception handling	16 ^{*9}	2
Timer RA control register	TRACR	8	H'FF06F0	Timer RA	8	2
Timer RA I/O control register	TRAIOC	8	H'FF06F1	Timer RA	8	2
Timer RA mode register	TRAMR	8	H'FF06F2	Timer RA	8	2
Timer RA prescaler register	TRAPRE	8	H'FF06F3	Timer RA	8	2
Timer RA timer register	TRATR	8	H'FF06F4	Timer RA	8	2
Timer RA interrupt request status register	TRAIR	8	H'FF06F5	Timer RA	8	2
SCIX module enable register	SXMER	8	H'FF0760	SCIX	8	3
SCIX control register 0	SXCR0	8	H'FF0761	SCIX	8	3
SCIX control register 1	SXCR1	8	H'FF0762	SCIX	8	3
SCIX control register 2	SXCR2	8	H'FF0763	SCIX	8	3
SCIX control register 3	SXCR3	8	H'FF0764	SCIX	8	3
SCIX port control register	SXPCR	8	H'FF0765	SCIX	8	3
SCIX interrupt control register	SXICR	8	H'FF0766	SCIX	8	3
SCIX status register	SXSTR	8	H'FF0767	SCIX	8	3
SCIX status clear register	SXSTCR	8	H'FF0768	SCIX	8	3

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
SCIX control field 0 data register	SXCF0DR	8	H'FF0769	SCIX	8	3
SCIX control field 0 compare enable register	SXCF0CR	8	H'FF076A	SCIX	8	3
SCIX control field 0 receive data register	SXCF0RR	8	H'FF076B	SCIX	8	3
SCIX primary control field 1 data register	SXPCF1DR	8	H'FF076C	SCIX	8	3
SCIX secondary control field 1 data register	SXSCF1DR	8	H'FF076D	SCIX	8	3
SCIX control field 1 compare enable register	SXCF1CR	8	H'FF076E	SCIX	8	3
SCIX control field 1 receive data register	SXCF1RR	8	H'FF076F	SCIX	8	3
SCIX timer control register	SXTCR	8	H'FF0770	SCIX	8	3
SCIX timer mode register	SXTMR	8	H'FF0771	SCIX	8	3
SCIX timer prescaler register	SXTPRE	8	H'FF0772	SCIX	8	3
SCIX timer count register	SXTCNT	8	H'FF0773	SCIX	8	3
CRC control register	CRCCR	8	H'FF0780	CRC	8	2
CRC data input register	CRCDIR	8	H'FF0781	CRC	8	2
CRC data output register	CRCDOR	16	H'FF0782	CRC	16	2
Timer control register_0	TCR_0	8	H'FF0790	TMR	8	2
Timer control register_1	TCR_1	8	H'FF0791	TMR	8	2
Timer control/status register_0	TCSR_0	8	H'FF0792	TMR	8	2
Timer control/status register_1	TCSR_1	8	H'FF0793	TMR	8	2
Time constant register A_0	TCORA_0	8	H'FF0794	TMR	8	2
Time constant register A_1	TCORA_1	8	H'FF0795	TMR	8	2
Time constant register B_0	TCORB_0	8	H'FF0796	TMR	8	2
Time constant register B_1	TCORB_1	8	H'FF0797	TMR	8	2
Timer counter_0	TCNT_0	8	H'FF0798	TMR	8	2
Timer counter_1	TCNT_1	8	H'FF0799	TMR	8	2
Timer counter control register_0	TCCR_0	8	H'FF079A	TMR	8	2
Timer counter control register_1	TCCR_1	8	H'FF079B	TMR	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Serial extended mode register	SEMR	8	H'FF07A8	SCI3_X	8	3
Timer RC counter* ⁷	TRCCNT	16	H'FFFF80	Timer RC	16* ⁴	2
General register A* ⁷	GRA	16	H'FFFF82	Timer RC	16* ⁴	2
General register B* ⁷	GRB	16	H'FFFF84	Timer RC	16* ⁴	2
General register C* ⁷	GRC	16	H'FFFF86	Timer RC	16* ⁴	2
General register D* ⁷	GRD	16	H'FFFF88	Timer RC	16* ⁴	2
Timer RC mode register* ⁷	TRCMR	8	H'FFFF8A	Timer RC	8	2
Timer RC control register 1* ⁷	TRCCR1	8	H'FFFF8B	Timer RC	8	2
Timer RC interrupt enable register* ⁷	TRCIER	8	H'FFFF8C	Timer RC	8	2
Timer RC status register* ⁷	TRCSR	8	H'FFFF8D	Timer RC	8	2
Timer RC I/O control register 0* ⁷	TRCIOR0	8	H'FFFF8E	Timer RC	8	2
Timer RC I/O control register 1* ⁷	TRCIOR1	8	H'FFFF8F	Timer RC	8	2
Timer RC control register 2* ⁷	TRCCR2	8	H'FFFF90	Timer RC	8	2
Timer RC digital filtering function select register* ⁷	TRCDF	8	H'FFFF91	Timer RC	8	2
Timer RC output enable register* ⁷	TRCOER	8	H'FFFF92	Timer RC	8	2
Timer RC A/D conversion start trigger control register* ⁷	TRCADCR	8	H'FFFF93	Timer RC	8	2
Timer counter WD	TCWD	8	H'FFFF98	WDT	8	2
Timer mode register WD	TMWD	8	H'FFFF99	WDT	8	2
Timer control/status register WD	TCSRWD	8	H'FFFF9A	WDT	8	2
Timer interrupt control register WD	TICRWD	8	H'FFFF9B	WDT	8	2
Timer interrupt flag register WD	TIFRWD	8	H'FFFF9C	WDT	8	2
Timer RB control register	TRBCR	8	H'FFFFA0	Timer RB	8	2
Timer RB one-shot control register	TRBOCR	8	H'FFFFA1	Timer RB	8	2
Timer RB I/O control register	TRBIOC	8	H'FFFFA2	Timer RB	8	2
Timer RB mode register	TRBMR	8	H'FFFFA3	Timer RB	8	2
Timer prescaler register	TRBPRES	8	H'FFFFA4	Timer RB	8	2
Timer RB secondary register	TRBSC	8	H'FFFFA5	Timer RB	8	2
Timer RB primary register	TRBPR	8	H'FFFFA6	Timer RB	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Timer RB interrupt request status register	TRBIR	8	H'FFFFA7	Timer RB	8	2
Timer RE second data register/counter data register	TRESEC	8	H'FFFFA8	Timer RE	8	2
Timer RE minute data register/compare data register	TREMIN	8	H'FFFFA9	Timer RE	8	2
Timer RE hour data register	TREHR	8	H'FFFFAA	Timer RE	8	2
Timer RE day-of-week data register	TREWK	8	H'FFFFAB	Timer RE	8	2
Timer RE control register 1	TRECR1	8	H'FFFFAC	Timer RE	8	2
Timer RE control register 2	TRECR2	8	H'FFFFAD	Timer RE	8	2
Timer RE interrupt flag register	TREIFR	8	H'FFFFAE	Timer RE	8	2
Time RE clock source select register	TRECSR	8	H'FFFFAF	Timer RE	8	2
Timer RD counter_0	TRDCNT_0	16	H'FFFFB0	Timer RD unit 0 (channel 0)	16* ⁴	2
General register A_0	GRA_0	16	H'FFFFB2		16* ⁴	2
General register B_0	GRB_0	16	H'FFFFB4		16* ⁴	2
General register C_0	GRC_0	16	H'FFFFB6		16* ⁴	2
General register D_0	GRD_0	16	H'FFFFB8		16* ⁴	2
Timer RD counter_1	TRDCNT_1	16	H'FFFFBA	Timer RD unit 0 (channel 1)	16* ⁴	2
General register A_1	GRA_1	16	H'FFFFBC		16* ⁴	2
General register B_1	GRB_1	16	H'FFFFBE		16* ⁴	2
General register C_1	GRC_1	16	H'FFFFC0		16* ⁴	2
General register D_1	GRD_1	16	H'FFFFC2		16* ⁴	2
Timer RD control register_0	TRDCR_0	8	H'FFFFC4	Timer RD unit 0 (channel 0)	8	2
Timer RD I/O control register A_0	TRDIORA_0	8	H'FFFFC5		8	2
Timer RD I/O control register C_0	TRDIORC_0	8	H'FFFFC6		8	2
Timer RD status register_0	TRDSR_0	8	H'FFFFC7		8	2
Timer RD interrupt enable register_0	TRDIER_0	8	H'FFFFC8		8	2
PWM mode output level control register_0	POCR_0	8	H'FFFFC9		8	2
Timer RD digital filtering function select register_0	TRDDF_0	8	H'FFFFCA		8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Timer RD control register_1	TRDCR_1	8	H'FFFCB	Timer RD unit 0 (channel 1)	8	2
Timer RD I/O control register A_1	TRDIORA_1	8	H'FFFC		8	2
Timer RD I/O control register C_1	TRDIORC_1	8	H'FFFC		8	2
Timer RD status register_1	TRDSR_1	8	H'FFFC		8	2
Timer RD interrupt enable register_1	TRDIER_1	8	H'FFFC		8	2
PWM mode output level control register_1	POCR_1	8	H'FFFD0		8	2
Timer RD digital filtering function select register_1	TRDDF_1	8	H'FFFD1		8	2
Timer RD start register_01	TRDSTR_01	8	H'FFFD2	Timer RD unit 0 (channels 0 and 1 in common)	8	2
Timer RD mode register_01	TRDMDR_01	8	H'FFFD3		8	2
Timer RD PWM mode register_01	TRDPMR_01	8	H'FFFD4		8	2
Timer RD function control register_01	TRDFCR_01	8	H'FFFD5		8	2
Timer RD output master enable register 1_01	TRDOER1_01	8	H'FFFD6		8	2
Time RD output master enable register 2_01	TRDOER2_01	8	H'FFFD7		8	2
Timer RD output control register_01	TRDOCR_01	8	H'FFFD8		8	2
Timer RC A/D conversion start trigger control register_01	TRDADCR_01	8	H'FFFD9		8	2
Module standby control register 1	MSTCR1	8	H'FFFD	SYSTEM	8	2
Module standby control register 2	MSTCR2	8	H'FFFD	SYSTEM	8	2
Module standby control register 3	MSTCR3	8	H'FFFD	SYSTEM	8	2
Module standby control register 4	MSTCR4	8	H'FFFD	SYSTEM	8	2
Port data register 1	PDR1	8	H'FFFE0	I/O Port	8	2
Port data register 2	PDR2	8	H'FFFE1	I/O Port	8	2
Port data register 3	PDR3	8	H'FFFE2	I/O Port	8	2
Port data register 4* ¹	PDR4	8	H'FFFE3	I/O Port	8	2
Port data register 5	PDR5	8	H'FFFE4	I/O Port	8	2
Port data register 6	PDR6	8	H'FFFE5	I/O Port	8	2
Port data register 7* ¹	PDR7	8	H'FFFE6	I/O Port	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Port data register 8	PDR8	8	H'FFFFFFE7	I/O Port	8	2
Port data register 9* ²	PDR9	8	H'FFFFFFE8	I/O Port	8	2
Port data register A	PDRA	8	H'FFFFFFE9	I/O Port	8	2
Port data register B	PDRB	8	H'FFFFFFEA	I/O Port	8	2
Port data register J	PDRJ	8	H'FFFFFFEC	I/O Port	8	2
Port control register 1	PCR1	8	H'FFFFFFF0	I/O Port	8	2
Port control register 2	PCR2	8	H'FFFFFFF1	I/O Port	8	2
Port control register 3	PCR3	8	H'FFFFFFF2	I/O Port	8	2
Port control register 4* ¹	PCR4	8	H'FFFFFFF3	I/O Port	8	2
Port control register 5	PCR5	8	H'FFFFFFF4	I/O Port	8	2
Port control register 6	PCR6	8	H'FFFFFFF5	I/O Port	8	2
Port control register 7* ¹	PCR7	8	H'FFFFFFF6	I/O Port	8	2
Port control register 8	PCR8	8	H'FFFFFFF7	I/O Port	8	2
Port control register 9* ²	PCR9	8	H'FFFFFFF8	I/O Port	8	2
Port control register A	PCRA	8	H'FFFFFFF9	I/O Port	8	2
Port control register B	PCRB	8	H'FFFFFFFA	I/O Port	8	2
Port control register J	PCRJ	8	H'FFFFFFFC	I/O Port	8	2

- Notes:
1. Provided only for the H8S/20323R and H8S/20335R Groups. Addresses for the other groups are reserved.
 2. Not provided for the H8S/20103R and H8S/20115R Groups. These addresses are reserved.
 3. Not provided for the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups. These addresses are reserved.
 4. Only 16-bit access is allowed.
 5. Access in 8-bit unit.
 6. Not provided for the H8S/20103R, H8S/20203R, H8S/20115R, and H8S/20215R Groups. These addresses are reserved.
 7. Provided only for the H8S/20103R, H8S/20115R, H8S/20323R, and H8S/20335R Groups. Addresses for the other groups are reserved.
 8. Provided only for the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups. Addresses for the other groups are reserved.
 9. Although these addresses are connected to the 16-bit bus, rewriting proceeds in byte units.

30.2 Register Bits

The addresses and bit names of the registers in the on-chip peripheral modules are listed below. The 16-bit register is indicated in two rows, 8 bits for each row.

Register

Abbreviation

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
PMR1	PMR17	PMR16	PMR15	PMR14* ¹	PMR13	PMR12	PMR11	PMR10* ¹	I/O Port
PMR2	PMR27	PMR26	PMR25	PMR24	PMR23	PMR22	PMR21	PMR20	
PMR3	PMR37	PMR36	PMR35	PMR34	PMR33	PMR32	PMR31	PMR30	
PMR4* ²	PMR47	PMR46	PMR45	PMR44	PMR43	PMR42	PMR41	PMR40	
PMR5	PMR57	PMR56	PMR55	PMR54	PMR53	PMR52	PMR51	PMR50	
PMR6	PMR67	PMR66	PMR65	PMR64	PMR63	PMR62	PMR61	PMR60	
PMR7* ²	PMR77	PMR76	PMR75	PMR74	PMR73	PMR72	—	—	
PMR8	PMR87	PMR86	PMR85	PMR84* ²	PMR83* ²	PMR82* ²	PMR81* ²	PMR80* ²	
PMR9* ¹	PMR97	PMR96	PMR95	PMR94	PMR93	PMR92	PMR91	PMR90	
PMRA	PMRA7	PMRA6	PMRA5	PMRA4	PMRA3* ³	PMRA2	—	—	
ICSUSR	—	—	SDADLY[1:0]		IICTS[1:0]		—	SELICSU	IIC2/SSU
PMRJ	—	—	—	—	—	—	PMRJ[1:0]		I/O Port
PUCR1	PUCR17	PUCR16	PUCR15	PUCR14* ¹	PUCR13	PUCR12	PUCR11	PUCR10* ¹	
PUCR2	PUCR27	PUCR26	PUCR25	PUCR24	PUCR23	PUCR22	PUCR21	PUCR20	
PUCR3	PUCR37	PUCR36	PUCR35	PUCR34	PUCR33	PUCR32	PUCR31	PUCR30	
PUCR4* ²	PUCR47	PUCR46	PUCR45	PUCR44	PUCR43	PUCR42	PUCR41	PUCR40	
PUCR5	—	—	PUCR55	PUCR54	PUCR53	PUCR52	PUCR51	PUCR50	
PUCR6	PUCR67	PUCR66	PUCR65	PUCR64	PUCR63	PUCR62	PUCR61	PUCR60	
PUCR7* ²	PUCR77	PUCR76	PUCR75	PUCR74	PUCR73	PUCR72	—	—	
PUCR8	PUCR87	PUCR86	PUCR85	PUCR84* ²	PUCR83* ²	PUCR82* ²	PUCR81* ²	PUCR80* ²	
PUCR9* ¹	PUCR97	PUCR96	PUCR95	PUCR94	PUCR93	PUCR92	PUCR91	PUCR90	
PUCRA	PUCRA7	PUCRA6	PUCRA5	PUCRA4	PUCRA3* ¹	PUCRA2* ¹	PUCRA1* ¹	PUCRA0* ¹	
PUCRB	PUCRB7	PUCRB6	PUCRB5	PUCRB4	PUCRB3	PUCRB2	PUCRB1	PUCRB0	
PUCRJ	—	—	—	—	—	—	PUCRJ1	PUCRJ0	

**Register
Abbrevi-
ation**

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
PDVR1	PDVR17	PDVR16	PDVR15	PDVR14* ¹	PDVR13	PDVR12	PDVR11	PDVR10* ¹	I/O Port
PDVR2	PDVR27	PDVR26	PDVR25	PDVR24	PDVR23	PDVR22	PDVR21	PDVR20	
PDVR3	PDVR37	PDVR36	PDVR35	PDVR34	PDVR33	PDVR32	PDVR31	PDVR30	
PDVR4* ²	PDVR47	PDVR46	PDVR45	PDVR44	PDVR43	PDVR42	PDVR41	PDVR40	
PDVR5	—	—	PDVR55	PDVR54	PDVR53	PDVR52	PDVR51	PDVR50	
PDVR6	PDVR67	PDVR66	PDVR65	PDVR64	PDVR63	PDVR62	PDVR61	PDVR60	
PDVR7* ²	PDVR77	PDVR76	PDVR75	PDVR74	PDVR73	PDVR72	—	—	
PDVR8	PDVR87	PDVR86	PDVR85	PDVR84* ²	PDVR83* ²	PDVR82* ²	PDVR81* ²	PDVR80* ²	
PDVR9* ¹	PDVR97	PDVR96	PDVR95	PDVR94	PDVR93	PDVR92	PDVR91	PDVR90	
PMCR11	—	—	P11MD[2:0]		—	—	P10MD[2:0]* ¹		PMC
PMCR12	—	—	P13MD[2:0]		—	—	P12MD[2:0]		
PMCR13	—	—	P15MD[2:0]		—	—	P14MD[2:0]* ¹		
PMCR14	—	—	P17MD[2:0]		—	—	P16MD[2:0]		
PMCR21	—	—	P21MD[2:0]		—	—	P20MD[2:0]		
PMCR22	—	—	P23MD[2:0]		—	—	P22MD[2:0]		
PMCR23	—	—	P25MD[2:0]		—	—	P24MD[2:0]		
PMCR24	—	—	P27MD[2:0]		—	—	P26MD[2:0]		
PMCR31	—	—	P31MD[2:0]		—	—	P30MD[2:0]		
PMCR32	—	—	P33MD[2:0]		—	—	P32MD[2:0]		
PMCR33	—	—	P35MD[2:0]		—	—	P34MD[2:0]		
PMCR34	—	—	P37MD[2:0]		—	—	P36MD[2:0]		
PMCR41* ²	—	—	P41MD[2:0]		—	—	P40MD[2:0]		
PMCR42* ²	—	—	P43MD[2:0]		—	—	P42MD[2:0]		
PMCR43* ²	—	—	P45MD[2:0]		—	—	P44MD[2:0]		
PMCR44* ²	—	—	P47MD[2:0]		—	—	P46MD[2:0]		
PMCR51	—	—	P51MD[2:0]		—	—	P50MD[2:0]		
PMCR52	—	—	P53MD[2:0]		—	—	P52MD[2:0]		
PMCR53	—	—	P55MD[2:0]		—	—	P54MD[2:0]		
PMCR54	—	—	P57MD[2:0]		—	—	P56MD[2:0]		

**Register
Abbreviation**

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
PMCR61	—		P61MD[2:0]		—		P60MD[2:0]		PMC
PMCR62	—		P63MD[2:0]		—		P62MD[2:0]		
PMCR63	—		P65MD[2:0]		—		P64MD[2:0]		
PMCR64	—		P67MD[2:0]		—		P66MD[2:0]		
PMCR72* ²	—		P73MD[2:0]		—		P72MD[2:0]		
PMCR73* ²	—		P75MD[2:0]		—		P74MD[2:0]		
PMCR74* ²	—		P77MD[2:0]		—		P76MD[2:0]		
PMCR81* ²	—		P81MD[2:0]		—		P80MD[2:0]		
PMCR82* ²	—		P83MD[2:0]		—		P82MD[2:0]		
PMCR83	—		P85MD[2:0]		—		P84MD[2:0]* ²		
PMCR84	—		P87MD[2:0]		—		P86MD[2:0]		
PMCR91* ¹	—		P91MD[2:0]		—		P90MD[2:0]		
PMCR92* ¹	—		P93MD[2:0]		—		P92MD[2:0]		
PMCR93* ¹	—		P95MD[2:0]		—		P94MD[2:0]		
PMCR94* ¹	—		P97MD[2:0]		—		P96MD[2:0]		
PMCWPR	B0WI	PMCRWE	—	—	—	—	—	—	
PM CRA3* ⁴	—		PA5MD[2:0]		—		PA4MD[2:0]		
PM CRA4* ⁴	—		PA7MD[2:0]		—		PA6MD[2:0]		
LINCR	LINE	MST	SBE	LSTART	RXDSF	BCIE	SBIE	SFIE	HW-LIN
LINST	—	—	B2CLR	B1CLR	B0CLR	BCDCT	SBDCT	SFDCT	
INTCR	—	—	INTM[1:0]		NMIEG	ADTRG1	ADTRG0	—	Interrupt
IER	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	
ISCRH	[IRQ7SCB:IRQ7SCA]		[IRQ6SCB:IRQ6SCA]		[IRQ5SCB:IRQ5SCA]		[IRQ4SCB:IRQ4SCA]		
ISURL	[IRQ3SCB:IRQ3SCA]		[IRQ2SCB:IRQ2SCA]		[IRQ1SCB:IRQ1SCA]		[IRQ0SCB:IRQ0SCA]		
ISR	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	
INCCR	—	—	INCCR[5:4]		INCCR[3:2]		INCCR[1:0]		
VOFR									
						—	—	—	
ELCSR	—	—	—	—	ELIE2	ELIE1	ELF2	ELF1	

Register Abbrevi- ation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module	
IPRA	IPRA[7:6]		IPRA[5:4]		IPRA[3:2]		IPRA[1:0]		Interrupt	
IPRB	IPRB[7:6]		IPRB[5:4]		IPRB[3:2]		IPRB[1:0]			
IPRC	IPRC[7:6]		IPRC[5:4]		IPRC[3:2]		IPRC[1:0]			
IPRD	IPRD[7:6]		IPRD[5:4]* ³		IPRD[3:2]		IPRD[1:0]			
IPRE	IPRE[7:6]		IPRE[5:4]		IPRE[3:2]		—	—		
IPRF	—	—	—	—	IPRF[3:2]		—	—		
IPRG	—	—	IPRG[5:4]		IPRG[3:2]		IPRG[1:0]* ⁵			
IPRH	IPRH[7:6]		IPRH[5:4]		IPRH[3:2]* ⁶		IPRH[1:0]* ⁶			
IPRI	IPRI[7:6]		—	—	IPRI[3:2]		—	—		
IPRJ	IPRJ[7:6]		IPRJ[5:4]		—	—	—	—		
DTCERA	DTCEA7	DTCEA6	DTCEA5	DTCEA4	DTCEA3	DTCEA2	DTCEA1	DTCEA0	DTC	
DTCERB	DTCEB7	DTCEB6	DTCEB5	DTCEB4	DTCEB3	DTCEB2	DTCEB1	DTCEB0		
DTCERC	DTCEC7	DTCEC6	DTCEC5	DTCEC4	—	—	—	—		
DTCERD	DTCED7	DTCED6	—	—	DTCED3	DTCED2	DTCED1	DTCED0		
DTCERE	DTCEE7	DTCEE6	DTCEE5	DTCEE4	DTCEE3	DTCEE2	DTCEE1	DTCEE0		
DTCERF	DTCEF7* ⁶	DTCEF6* ⁶	DTCEF5* ⁶	DTCEF4* ⁶	DTCEF3* ⁶	DTCEF2* ⁶	DTCEF1* ⁶	DTCEF0* ⁶		
DTCERG	—	—	—	DTCEG4	DTCEG3	DTCEG2	DTCEG1	DTCEG0		
DTCERH	—	—	—	—	DTCEH3	DTCEH2	—	—		
DTVECR	SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0		
SMR	COM	CHR	PE	PM	STOP	MP	CKS[1:0]	—		SCI3
BRR										
SCR3	TIE	RIE	TE	RE	MPIE	TEIE	CKE[1:0]			
TDR										
SSR	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT		
RDR										
SPMR	—	—	—	—	—	NFEN	—	—		

**Register
Abbreviation**

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
SMR_2	COM	CHR	PE	PM	STOP	MP		CKS[1:0]	SCI3_2
BRR_2									
SCR3_2	TIE	RIE	TE	RE	MPIE	TEIE		CKE[1:0]	
TDR_2									
SSR_2	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT	
RDR_2									
SPMR_2	—	—	—	—	—	NFEN	—	—	
SMR_X	COM	CHR	PE	PM	STOP	MP		CKS[1:0]	SCI3_X
BRR_X									
SCR3_X	TIE	RIE	TE	RE	MPIE	TEIE		CKE[1:0]	
TDR_X									
SSR_X	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT	
RDR_X									
SPMR_X	—	—	—	—	—	NFEN	—	—	
TRDCNT_2*7									Timer RD Unit 1 (channel 2)
GRA_2*7									
GRB_2*7									
GRC_2*7									
GRD_2*7									
TRDCNT_3*7									Timer RD Unit 1 (channel 3)
GRA_3*7									

Register

Abbrevi-

ation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
GRB_3*7									Timer RD Unit 1 (channel 3)
GRC_3*7									
GRD_3*7									
TRDCR_2*7	CCLR[2:0]		CKEG[1:0]		TPSC[2:0]				Timer RD Unit 1 (channel 2)
TRDIORA_2*7	—	IOB2	IOB[1:0]		—	IOA2	IOA[1:0]		
TRDIORC_2*7	IOD3	IOD2	IOD[1:0]		IOC3	IOC2	IOC[1:0]		
TRDSR_2*7	—	—	—	OVF	IMFD	IMFC	IMFB	IMFA	
TRDIER_2*7	—	—	—	OVIE	IMIED	IMIEC	IMIEB	IMIEA	
POCR_2*7	—	—	—	—	—	POLD	POLC	POLB	
TRDDF_2*7	DFCK[1:0]		—	—	DFD	DFC	DFB	DFA	
TRDCR_3*7	CCLR[2:0]		CKEG[1:0]		TPSC[2:0]				Timer RD Unit 1 (channel 3)
TRDIORA_3*7	—	IOB2	IOB[1:0]		—	IOA2	IOA[1:0]		
TRDIORC_3*7	IOD3	IOD2	IOD[1:0]		IOC3	IOC2	IOC[1:0]		
TRDSR_3*7	—	—	UDF	OVF	IMFD	IMFC	IMFB	IMFA	
TRDIER_3*7	—	—	—	OVIE	IMIED	IMIEC	IMIEB	IMIEA	
POCR_3*7	—	—	—	—	—	POLD	POLC	POLB	
TRDDF_3*7	DFCK[1:0]		—	—	DFD	DFC	DFB	DFA	
TRDSTR_23*7	—	—	—	—	CSTPN1	CSTPN0	STR1	STR0	Timer RD Unit 1 (channels 2 and 3 in common)
TRDMDR_23*7	BFD1	BFC1	BFD0	BFC0	—	—	—	SYNC	
TRDPMR_23*7	—	PWMD1	PWMC1	PWMB1	—	PWMD0	PWMC0	PWMB0	
TRDFCR_23*7	PWM3	STCLK	ADEG	ADTRG	OLS1	OLS0	CMD[1:0]		
TRDOER1_23*7	ED1	EC1	EB1	EA1	ED0	EC0	EB0	EA0	
TRDOER2_23*7	PTO	—	—	—	—	—	—	—	
TRDOCR_23*7	TOD1	TOC1	TOB1	TOA1	TOD0	TOC0	TOB0	TOA0	
TRDADCR_23*7	ADTRGD1E	ADTRGC1E	ADTRGB1E	ADTRGA1E	ADTRGD0E	ADTRGC0E	ADTRGB0E	ADTRGA0E	

**Register
Abbrevi-
ation**

Register Abbrevi- ation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
ICCR1	ICE	RCVD	MST	TRS			CKS[3:0]		IIC2/SSU
SSCRH	—	RSSTP	MSS	—	—		CKS[2:0]		
ICCR2	BBSY	SCP	SDAO	SDAOP	SCLO	—	IICRST	—	
SSCRL	—	—	SOL	SOLP	—	—	SRES	—	
ICMR	MLS	WAIT	—	—	BCWP		BC[2:0]		
SSMR	MLS	CPOS	CPHS	—	—		BC[2:0]		
ICIER	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT	
SSER	TIE	TEIE	RIE	TE	RE	—	—	CEIE	
ICSR	TDRE	TEND	RDRF	NACKF	STOP	AL_OVE	AAS	ADZ	
SSSR	TDRE	TEND	RDRF	—	—	ORER	—	CE	
SAR				SVA[6:0]				FS	
SSMR2	BIDE	SCKS		CSS[1:0]	SCKOS	SOOS	CSOS	SSUMS	
ICDRT									
SSTDR									
ICDRR									
SSRDR									
DADR0									D/A converter
DADR1									
DACR	DAOE1	DAOE0	—	—	—	—	—	—	
IrCR	IrE		IrCK[2:0]		IrTXINV	IrRXINV	—	—	SCI3_2 (IrDA)
ADDR0									A/D converter (unit 1)
CMR	CMP7	CMP6	CMP5	CMP4	CMP3	CMP2	CMP1	CMP0	
ADDR1									

**Register
Abbrevi-
ation**

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
CMPCSR	CMPF	CMPIE	CMPFC1	CMPFC0	—	—	—	—	A/D converter (unit 1)
ADDR2	—	—	—	—	—	—	—	—	
CMPVALH	—	—	—	—	—	—	VAL9	VAL8	
ADDR3	—	—	—	—	—	—	—	—	
CMPVALL	VAL7	VAL6	VAL5	VAL4	VAL3	VAL2	VAL1	VAL0	
ADDR4	—	—	—	—	—	—	—	—	
ADDR5	—	—	—	—	—	—	—	—	
ADDR6	—	—	—	—	—	—	—	—	
ADDR7	—	—	—	—	—	—	—	—	
ADCSR	ADF	ADIE	ADST	—	—	—	CH[3:0]		
ADCR	—	TRGS[1:0]	SCANE	SCANS	—	CKS[1:0]	ADSTCLR	EXTRGS	
ADMR	—	—	ADM1	—	—	—	—	—	
ADDR0_2* ⁸	—	—	—	—	—	—	—	—	A/D converter (unit 2)* ⁸
CMPR_2* ⁸	—	—	—	—	CMP3	CMP2	CMP1	CMP0	
ADDR1_2* ⁸	—	—	—	—	—	—	—	—	
CMPCSR* ⁸	CMPF	CMPIE	CMPFC1	CMPFC0	—	—	—	—	
ADDR2_2* ⁸	—	—	—	—	—	—	—	—	
CMPVALH_2* ⁸	—	—	—	—	—	—	VAL9	VAL8	

**Register
Abbrevi-
ation**

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module	
ADDR3_2**			—	—	—	—	—	—	A/D converter (unit2)**	
CMPVALL_2**	VAL7	VAL6	VAL5	VAL4	VAL3	VAL2	VAL1	VAL0		
ADCSR_2**	ADF	ADIE	ADST	—	—	CH[3:0]				
ADCR_2**		TRGS[1:0]	SCANE	SCANS	—	CKS[1:0]	ADSTCLR	EXTRGS		
ADMR_2**	—	—	ADM1	—	—	—	—	—		
RSTFR	—	—	SWRST	PRST	LVD2RST	LVD1RST	PORRST	WRST	Exception handling	
LD2CRH	VD2DF	VD2UF	VD2DFCK[1:0]		VD2DFS	VD2IRCS	VD2MS	VD2RE	Low-voltage-detection circuit	
LD2CRL	VD2E	VD2CVS	VD2RVS	—	—	—	—	—		
LD1CRH	VD1DF	VD1UF	VD1DFCK[1:0]		VD1DFS	VD1IRCS	VD1MS	VD1RE		
LD1CRL	VD1E	—	—	—	VD1LS[3:0]					
LD0CRH	—	—	VD0DFCK[1:0]		VD0DFS	—	—	—		
LD0CRL	—	—	—	—	—	—	VD0LS1	—		
VDCPR	WRI	—	—	—	—	—	—	LDPRC		
HOCR	HOCOE	—	—	—	—	—	—	—	Clock oscillator	
HOTRMDPR	WI	WE	LOCKDW	TRMDRWE	—	—	—	—		
HOTRMDR1				HOTRMDR1[7:0]						
HOTRMDR2				HOTRMDR2[7:0]						
HOTRMDR3				HOTRMDR3[7:0]						
HOTRMDR4				HOTRMDR4[7:0]						
HO32TRMDR1				HO32TRMDR1[7:0]						
HO32TRMDR2				HO32TRMDR2[7:0]						
HO32TRMDR3				HO32TRMDR3[7:0]						
HO32TRMDR4				HO32TRMDR4[7:0]						
TRGCNT									Timer RG	
GRA										
GRB										

**Register
Abbrevi-
ation**

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TRGMDR	STR	—	DFCK[1:0]		DFB	DFA	MDF	PWM	Timer RG
TRGCNTCR	CNTEN7	CNTEN6	CNTEN5	CNTEN4	CNTEN3	CNTEN2	CNTEN1	CNTEN0	
TRGCR	—	CCLR[1:0]		CKEG[1:0]		TPSC[2:0]			
TRGIOR	BUFB	IOB2	IOB[1:0]		BUFA	IOA2	IOA[1:0]		
TRGSR	—	—	—	DIRF	OVF	UDF	IMFB	IMFA	
TRGIER	—	—	—	—	OVIE	UDIE	IMIEB	IMIEA	
BRA	_____								
BRB	_____								
FLMCR1	—	—	—	—	FMLBD	FMWUS	FMEWMOD	FMCM DEN	FLASH
FLMCR2	—	—	—	FMRDYIE	FMB SYRDIE	FMSPE	FMPREQ	FMPEN	
DFPR	—	—	—	—	—	—	DFPR1	DFPR0	
FLMSTR	FMRDYIF	FMB SYRDIF	FMEBSF	FMERSF	FMPRSF	—	—	FMRDY	
ELSR0	ELS07	ELS06	ELS05	ELS04	ELS03	ELS02	ELS01	ELS00	ELC
ELSR1	ELS17	ELS16	ELS15	ELS14	ELS13	ELS12	ELS11	ELS10	
ELSR2* ⁹	ELS27	ELS26	ELS25	ELS24	ELS23	ELS22	ELS21	ELS20	
ELSR3	ELS37	ELS36	ELS35	ELS34	ELS33	ELS32	ELS31	ELS30	
ELSR4	ELS47	ELS46	ELS45	ELS44	ELS43	ELS42	ELS41	ELS40	
ELSR8	ELS87	ELS86	ELS85	ELS84	ELS83	ELS82	ELS81	ELS80	
ELSR10	ELS107	ELS106	ELS105	ELS104	ELS103	ELS102	ELS101	ELS100	
ELSR11* ⁹	ELS117	ELS116	ELS115	ELS114	ELS113	ELS112	ELS111	ELS110	
ELSR12	ELS127	ELS126	ELS125	ELS124	ELS123	ELS122	ELS121	ELS120	
ELSR14	ELS147	ELS146	ELS145	ELS144	ELS143	ELS142	ELS141	ELS140	
ELSR15	ELS157	ELS156	ELS155	ELS154	ELS153	ELS152	ELS151	ELS150	
ELSR18	ELS187	ELS186	ELS185	ELS184	ELS183	ELS182	ELS181	ELS180	
ELSR19	ELS197	ELS196	ELS195	ELS194	ELS193	ELS192	ELS191	ELS190	
ELSR21	ELS217	ELS216	ELS215	ELS214	ELS213	ELS212	ELS211	ELS210	
ELSR22	ELS227	ELS226	ELS225	ELS224	ELS223	ELS222	ELS221	ELS220	
ELSR23	ELS237	ELS236	ELS235	ELS234	ELS233	ELS232	ELS231	ELS230	
ELSR24	ELS247	ELS246	ELS245	ELS244	ELS243	ELS242	ELS241	ELS240	

**Register
Abbrevi-
ation**

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
ELSR29	ELS297	ELS296	ELS295	ELS294	ELS293	ELS292	ELS291	ELS290	ELC
ELSR30	ELS307	ELS306	ELS305	ELS304	ELS303	ELS302	ELS301	ELS300	
ELSR31	ELS317	ELS316	ELS315	ELS314	ELS313	ELS312	ELS311	ELS310	
ELSR32	ELS327	ELS326	ELS325	ELS324	ELS323	ELS322	ELS321	ELS320	
PGR1	PGR17	PGR16	PGR15	PGR14	PGR13	PGR12	PGR11	PGR10	
PGR2	PGR27	PGR26	PGR25	PGR24	PGR23	PGR22	PGR21	PGR20	
PGC1	—	—	PGCO1[2:0]	—	—	PGCOVE1	—	PGC1[1:0]	
PGC2	—	—	PGCO2[2:0]	—	—	PGCOVE2	—	PGC2[1:0]	
PDBF1	PDBF17	PDBF16	PDBF15	PDBF14	PDBF13	PDBF12	PDBF11	PDBF10	
PDBF2	PDBF27	PDBF26	PDBF25	PDBF24	PDBF23	PDBF22	PDBF21	PDBF20	
PEL0	—	—	PSM0[1:0]	—	PSP0[4:3]	PSP02	PSP01	PSP00	
PEL1	—	—	PSM1[1:0]	—	PSP1[4:3]	PSP12	PSP11	PSP10	
PEL2	—	—	PSM2[1:0]	—	PSP2[4:3]	PSP22	PSP21	PSP20	
PEL3	—	—	PSM3[1:0]	—	PSP3[4:3]	PSP32	PSP31	PSP30	
ELOPA	—	TMRAM[2:1]	—	TMRBM[2:1]	—	TMRCM[2:1]*5	—	TMRD1M[2:1]	
ELOPB	—	TMRD2M[2:1]	—	—	—	—	—	—	
ELOPC	—	TMRGM[2:1]	—	—	—	—	—	—	
ELTMCR	TMRSTR	—	—	—	—	—	CLSR[3:0]	—	
ELTMSA	—	—	C1CLS[3:0]	—	—	—	—	C0CLS[3:0]	
ELTMSB	—	—	C3CLS[3:0]	—	—	—	—	C2CLS[3:0]	
ELTMDR	—	C3DLY[1:0]	—	C2DLY[1:0]	—	C1DLY[1:0]	—	C0DLY[1:0]	
ELCR	ELCON	—	—	—	—	—	—	—	
ELTMCNT	—	—	—	—	—	—	—	—	
SYSCCR	WI	WE	PHIHSEL	PHILSEL	—	—	SUBNC[1:0]	—	SYSTEM
LPCR1	WI	WE	SSBY	PSCSTP	SLEEPERS	STBYRS	—	PHIBSEL	
LPCR2	WI	WE	—	—	—	—	PHI[2:0]	—	
LPCR3	WI	WE	STBYINT	SLEEPINT	—	—	PHIS[2:0]	—	
BAKCR	WI	WE	OSCBAKE	BAKCKSEL	CKSWIE	CKSWIF	OSCHLT	—	
OSCCSR	OSCWFEF	—	—	—	—	—	STS[3:0]	—	Clock oscillator

**Register
Abbrevi-
ation**

Register Abbrevi- ation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
RSTCR	WI	WE	—	—	—	—	—	SRST	Exception handling
TRACR	—	—	TUNDF	TEDGF	—	TSTOP	TCSTF	TSTART	Timer RA
TRAIOC	TIOGT[1:0]		TIPF[1:0]		TIOSEL	TOENA	TOPCR	TEDGSEL	
TRAMR	TCKCUT		TCK[2:0]		—	TMOD[2:0]			
TRAPRE									
TRATR									
TRAIR	TRAIE	TRAIF	—	—	—	—	—	—	
SXMER	—	—	—	—	—	—	—	SCIXE	SCIX
SXCR0	—	—	—	—	BRME	RXDSF	SFSF	—	
SXCR1	PIBS[2:0]		PIBE		CF1DS[1:0]		CF0RE	BFE	
SXCR2	RTS[1:0]		BCCS[1:0]		—	DFCS[2:0]			
SXCR3	—	—	—	—	—	—	—	SDST	
SXPCR	—	—	—	SHARPS	TXPLOD	TXPHOD	RXDGPS	TXDXPS	
SXICR	—	—	AEDIE	BCDIE	PIBDIE	CF1MIE	CF0MIE	BFDIE	
SXSTR	—	—	AEDF	BCDF	PIBDF	CF1MF	CF0MF	BDFD	
SXSTCR	—	—	AEDCL	BCDCL	PIBDCL	CF1MCL	CF0MCL	BFDCL	
SXCF0DR									
SXCF0CR	CF0CE7	CF0CE6	CF0CE5	CF0CE4	CF0CE3	CF0CE2	CF0CE1	CF0CE0	
SXCF0RR									
SXPCF1DR									
SXSFC1DR									
SXCF1CR	CF1CE7	CF1CE6	CF1CE5	CF1CE4	CF1CE3	CF1CE2	CF1CE1	CF1CE0	
SXCF1RR									
SXTCR	—	—	—	—	—	—	—	TCST	
SXTMR	—	TCSS[2:0]			TWRC	—	TOMS[1:0]		
SXTPRE									
SXTCNT									
CRCCR	DORCLR	—	—	—	—	LMS	G[1:0]		CRC
CRCDIR									

**Register
Abbrevi-
ation**

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
CRCDOR									CRC
TCR_0	CMIEB	CMIEA	—		CCLR[1:0]		CKS[2:0]		TMR
TCR_1	CMIEB	CMIEA	—		CCLR[1:0]		CKS[2:0]		
TCSR_0	CMFB	CMFA	—	—		OS[3:2]		OS[1:0]	
TCSR_1	CMFB	CMFA	—	—		OS[3:2]		OS[1:0]	
TCORA_0									
TCORA_1									
TCORB_0									
TCORB_1									
TCNT_0									
TCNT_1									
TCCR_0	—	—	—	—	—	—		ICKS[1:0]	
TCCR_1	—	—	—	—	—	—		ICKS[1:0]	
SEMR	—	—	—	ABCS			ACS[3:0]		SCI3_X
TRCCNT* ⁹									Timer RC
GRA* ⁹									
GRB* ⁹									
GRC* ⁹									
GRD* ⁹									
TRCMR* ⁹	CTS	—	BUFEB	BUFEA	PWM2	PWMD	PWMC	PWMB	
TRCCR1* ⁹	CCLR		CKS[2:0]		TOD	TOC	TOB	TOA	
TRCIER* ⁹	OVIE	—	—	—	IMIED	IMIEC	IMIEB	IMIEA	
TRCSR* ⁹	OVF	—	—	—	IMFD	IMFC	IMFB	IMFA	
TRCIOR0* ⁹	—	IOB2		IOB[1:0]	—	IOA2		IOA[1:0]	
TRCIOR1* ⁹	IOD3	IOD2		IOD[1:0]	IOC3	IOC2		IOC[1:0]	

**Register
Abbrevi-
ation**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module	
TRCCR2* ⁹	TECG[1:0]	CSTP	—	—	POLD	POLC	POLB	Timer RC	
TRCDF* ⁹	DFCK[1:0]	—	DFTRG	DFD	DFC	DFB	DFA		
TRCOER* ⁹	PTO	—	—	—	ED	EC	EB	EA	
TRCADCR* ⁹	—	—	—	—	ADTRGAE	ADTRGBE	ADTRGCE	ADTRGDE	
TCWD								WDT	
TMWD	—	—	—	—	CKS[3:0]				
TCSRWD	B6WI	TCWE	B4WI	TCSRWE	TMWLOCK	TMWI	—	—	
TICRWD	INTSEL[1:0]		IWIE	—	—	—	—	—	
TIFRWD	IWF	—	—	—	—	—	—	—	
TRBCR	—	—	—	—	—	TSTOP	TCSTF	TSTART	Timer RB
TRBOCR	—	—	—	—	—	TOSSTF	TOSSP	TOSST	
TRBIOC	—	—	TIPF[1:0]		INOSEG	INOSTG	TOCNT	TOPL	
TRBMR	TCKCUT	TCK[2:0]		TWRC	—	TMOD[1:0]			
TRBPPE									
TRBSC									
TRBPR									
TRBIR	TRBIE	TRBIF	—	—	—	—	—	—	
TRESEC	BSY	SC12	SC11	SC10	SC03	SC02	SC01	SC00	Timer RE
TREMIN	BSY	MN12	MN11	MN10	MN03	MN02	MN01	MN00	
TREHR	BSY	—	HR11	HR10	HR03	HR02	HR01	HR00	
TREWK	BSY	—	—	—	—	WK[2:0]			
TRECR1	TSTART	H12_H24	PM	TRERST	INT	TOENA	TCSTF	—	
TRECR2	—	—	COMIE	WKIE	DYIE	HRIE	MNIE	SEIE	
TREIFR	—	—	COMF	WKF	DYF	HRF	MNF	SECF	
TRECSR	—	RCS[6:4]			RCS3	RCS2	RCS[1:0]		
TRDCNT_0								Timer RD Unit 0 (channel 0)	
GRA_0									

**Register
Abbrevi-
ation**

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
GRB_0									Timer RD Unit 0 (channel 0)
GRC_0									
GRD_0									
TRDCNT_1									Timer RD Unit 0 (channel 1)
GRA_1									
GRB_1									
GRC_1									
GRD_1									
TRDCR_0	CCLR[2:0]		CKEG[1:0]		TPSC[2:0]			Timer RD Unit 0 (channel 0)	
TRDIORA_0	—	IOB2	IOB[1:0]	—	IOA2	IOA[1:0]			
TRDIORC_0	IOD3	IOD2	IOD[1:0]	IOC3	IOC2	IOC[1:0]			
TRDSR_0	—	—	—	OVF	IMFD	IMFC	IMFB	IMFA	
TRDIER_0	—	—	—	OVIE	IMIED	IMIEC	IMIEB	IMIEA	
POCR_0	—	—	—	—	—	POLD	POLC	POLB	
TRDDF_0	DFCK[1:0]		—	—	DFD	DFC	DFB	DFA	
TRDCR_1	CCLR[2:0]		CKEG[1:0]		TPSC[2:0]			Timer RD Unit 0 (channel 1)	
TRDIORA_1	—	IOB2	IOB[1:0]	—	IOA2	IOA[1:0]			
TRDIORC_1	IOD3	IOD2	IOD[1:0]	IOC3	IOC2	IOC[1:0]			
TRDSR_1	—	—	UDF	OVF	IMFD	IMFC	IMFB	IMFA	
TRDIER_1	—	—	—	OVIE	IMIED	IMIEC	IMIEB	IMIEA	
POCR_1	—	—	—	—	—	POLD	POLC	POLB	
TRDDF_1	DFCK[1:0]		—	—	DFD	DFC	DFB	DFA	

**Register
Abbrevi-
ation**

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TRDSTR_01	—	—	—	—	CSTPN1	CSTPN0	STR1	STR0	Timer RD
TRDMDR_01	BFD1	BFC1	BFD0	BFC0	—	—	—	SYNC	Unit 0
TRDPMR_01	—	PWMD1	PWMC1	PWMB1	—	PWMD0	PWMC0	PWMB0	(channels
TRDFCR_01	PWM3	STCLK	ADEG	ADTRG	OLS1	OLS0	CMD[1:0]		0 and 1 in
TRDOER1_01	ED1	EC1	EB1	EA1	ED0	EC0	EB0	EA0	common)
TRDOER2_01	PTO	—	—	—	—	—	—	—	
TRDOCR_01	TOD1	TOC1	TOB1	TOA1	TOD0	TOC0	TOB0	TOA0	
TRDADC_01	ADTRGD1E	ADTRGC1E	ADTRGB1E	ADTRGA1E	ADTRGD0E	ADTRGC0E	ADTRGB0E	ADTRGA0E	
MSTCR1	MSTWDT	—	MSTAD1	MSTAD2* ³	MSTDA	MSTDTC	—	—	SYSTEM
MSTCR2	MSTSCI3_1	MSTSCI3_2	MSTSCI3_X	—	—	MSTICSU	—	—	
MSTCR3	MSTTMRA	MSTTMRB	MSTTMRC* ⁵	MSTTMRD1	MSTTMRD2* ¹	MSTTMRG	—	MSTTMRE	
MSTCR4	MSTTMR	MSTCRC	MSTELC	MSTSCIX	—	—	—	—	
PDR1	PDR17	PDR16	PDR15	PDR14* ¹	PDR13	PDR12	PDR11	PDR10* ¹	I/O port
PDR2	PDR27	PDR26	PDR25	PDR24	PDR23	PDR22	PDR21	PDR20	
PDR3	PDR37	PDR36	PDR35	PDR34	PDR33	PDR32	PDR31	PDR30	
PDR4* ²	PDR47	PDR46	PDR45	PDR44	PDR43	PDR42	PDR41	PDR40	
PDR5	PDR57	PDR56	PDR55	PDR54	PDR53	PDR52	PDR51	PDR50	
PDR6	PDR67	PDR66	PDR65	PDR64	PDR63	PDR62	PDR61	PDR60	
PDR7* ²	PDR77	PDR76	PDR75	PDR74	PDR73	PDR72	—	—	
PDR8	PDR87	PDR86	PDR85	PDR84* ²	PDR83* ²	PDR82* ²	PDR81* ²	PDR80* ²	
PDR9* ¹	PDR97	PDR96	PDR95	PDR94	PDR93	PDR92	PDR91	PDR90	
PDRA	PDRA7	PDRA6	PDRA5	PDRA4	PDRA3* ¹	PDRA2* ¹	PDRA1* ¹	PDRA0* ¹	
PDRB	PDRB7	PDRB6	PDRB5	PDRB4	PDRB3	PDRB2	PDRB1	PDRB0	
PDRJ	—	—	—	—	—	—	PDRJ1	PDRJ0	
PCR1	PCR17	PCR16	PCR15	PCR14* ¹	PCR13	PCR12	PCR11	PCR10* ¹	
PCR2	PCR27	PCR26	PCR25	PCR24	PCR23	PCR22	PCR21	PCR20	
PCR3	PCR37	PCR36	PCR35	PCR34	PCR33	PCR32	PCR31	PCR30	
PCR4* ²	PCR47	PCR46	PCR45	PCR44	PCR43	PCR42	PCR41	PCR40	
PCR5	PCR57	PCR56	PCR55	PCR54	PCR53	PCR52	PCR51	PCR50	
PCR6	PCR67	PCR66	PCR65	PCR64	PCR63	PCR62	PCR61	PCR60	
PCR7* ²	PCR77	PCR76	PCR75	PCR74	PCR73	PCR72	—	—	

**Register
Abbrevi-**

ation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
PCR8	PCR87	PCR86	PCR85	PCR84* ²	PCR83* ²	PCR82* ²	PCR81* ²	PCR80* ²	I/O port
PCR9* ¹	PCR97	PCR96	PCR95	—	—	—	—	—	
PCRA	PCRA7	PCRA6	PCRA5	PCRA4	PCRA3* ¹	PCRA2* ¹	PCRA1* ¹	PCRA0* ¹	
PCRB	PCRB7	PCRB6	PCRB5	PCRB4	PCRB3	PCRB2	PCRB1	PCRB0	
PCRJ	—	—	—	—	—	—	PCRJ1	PCRJ0	

- Notes:
1. Not provided for the H8S/20103R and H8S/20115R Groups. These bits and addresses are reserved.
 2. Provided only for the H8S/20323R and H8S/20335R Groups. These bits and addresses for the other groups are reserved.
 3. Provided only for the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups. These bits for the other groups are reserved.
 4. Not provided for the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups. These addresses are reserved.
 5. Provided only for the H8S/20103R, H8S/20115R, H8S/20323R, and H8S/20335R Groups. These bits for the other groups are reserved.
 6. Not provided for the H8S/20103R and H8S/20115R Groups. These bits are reserved.
 7. Not provided for the H8S/20103R and H8S/20115R Groups. These addresses are reserved.
 8. Provided only for the H8S/20223R, H8S/20235R, H8S/20323R, and H8S/20335R Groups. These addresses for the other groups are reserved.
 9. Provided only for the H8S/20103R, H8S/20115R, H8S/20323R, and H8S/20335R Groups. These addresses for the other groups are reserved.

Section 31 Electrical Characteristics

31.1 Absolute Maximum Ratings

Table 31.1 Absolute Maximum Ratings


Item	Symbol	Value	Unit	Notes	
Power supply voltage	V_{CC}	-0.3 to +6.5	V	*1	
Analog power supply voltage	AV_{CC}	-0.3 to +6.5	V		
Reference voltage for A/D and D/A conversion	AV_{ref}	-0.3 to +6.5	V		
Input voltage	All pins (other than AN pin, DA pin, OSC1, and X1)	V_{IN}	-0.3 to $V_{CC} + 0.3$	V	
	AN pin, DA pin	AV_{IN}	-0.3 to $AV_{CC} + 0.3$	V	
	OSC1, X1	V_{IN}	-0.3 to +1.65	V	*2
	OSC1	V_{IN}	-0.3 to $V_{CC} + 0.3$	V	*3
Operating temperature	T_{opr}	N version:	-20 to +85	°C	*4
		D version:	-40 to +85	°C	
Storage temperature	T_{stg}	-55 to +125	°C		

- Notes:
1. Permanent damage may result if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.
 2. The OSC1 pin is used when the external oscillator function is selected. (PMRJ[1:0] = B'11)
 3. When the external clock input function is selected. (PMRJ[1:0] = B'01)
 4. N-version products are used for customer products. D-version products are used for customer products and industrial equipment.


31.2 Electrical Characteristics

31.2.1 Power Supply Voltage and Operating Ranges


(1) Power Supply Voltage and Oscillation Frequency Range



(2) Power Supply Voltage and Operating Frequency Range



(3) Accuracy Guarantee Range of Analog Power Supply Voltage and A/D Converter



31.3 DC Characteristics

Table 31.2 DC Characteristics (1)

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = 0.0$ V, $V_{CC} \geq AV_{CC} = AV_{ref}$, $T_a = -20$ to $+85$ °C (N version)/
 -40 to $+85$ °C (D version), unless otherwise indicated.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Input high voltage	V_{IH}	RES, NMI	$V_{CC} = 4.0$ to 5.5 V	$V_{CC} \times 0.8$	—	$V_{CC} + 0.3$	V	
		IRQ0 to IRQ7		$V_{CC} \times 0.9$	—	$V_{CC} + 0.3$		
		TRAIO, TRGB, FTCl,						
		TRGC, FTIOA,						
		FTIOB, FTIOC,						
		FTIOD, TRCOI,						
		FTIOA0						
		FTIOB0, FTIOC0,						
		FTIOD0, FTIOA1,						
		FTIOB1, FTIOC1,						
FTIOD1, TRDOI_0,								
FTIOA2, FTIOB2,								
FTIOC2, FTIOD2,								
FTIOA3, FTIOB3,								
FTIOC3, FTIOD3,								
TRDOI_1, TCLKA								
TCLKB, TGIOA								
TGIOB, SCK3,								
SCK3_2, SCK3_X								
ADTRG1, ADTRG2								
RXD, RXD_2, RXD_X,								
RXD_X,								
SSCK, SCS, SSI, SSO								
P10 to P17,	$V_{CC} = 4.0$ to 5.5 V	$V_{CC} \times 0.7$	—	$V_{CC} + 0.3$	V			
P20 to P27, P30 to P37,	$V_{CC} \times 0.8$	—	$V_{CC} + 0.3$	V				
P40 to P47, P50 to P57,								
P60 to P67, P72 to P77,								
P80 to P87, P90 to P97,								
PA0 to PA7, PB0 to PB7,								
PJ1, PJ0, SCL, SDA								
OSC1					$V_{CC} = 4.0$ to 5.5 V	$V_{CC} - 0.5$	—	$V_{CC} + 0.3$
	PMRJ[1:0] = B'01	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V			
	PMRJ[1:0] = B'01							

Note: Connect the TEST pin to Vss.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes		
				Min.	Typ.	Max.				
Input low voltage	V _{IL}	RES, NMI	V _{cc} = 4.0 to 5.5 V	-0.3	—	V _{cc} × 0.2	V			
		IRQ0 to IRQ7								
		TRAI0, TRGB, FTCl,								
		TRGC, FTIOA,								
		FTIOB, FTIOC,								
		FTIOD, TRCOI		-0.3	—	V _{cc} × 0.1				
		FTIOA0								
		FTIOB0, FTIOC0,								
		FTIOD0, FTIOA1,								
		FTIOB1, FTIOC1,								
FTIOD1, TRDOI_0,										
FTIOA2, FTIOB2,										
FTIOC2, FTIOD2,										
FTIOA3, FTIOB3,										
FTIOC3, FTIOD3,										
TRDOI_1, TCLKA										
TCLKB, TGIOA										
TGIOB, SCK3,										
SCK3_2, SCK3_X										
ADTRG1, ADTRG2,										
RXD, RXD_2, RXD_X,										
RXDX,										
SSCK, SCS, SSI, SSO										
P10 to P17	V _{cc} = 4.0 to 5.5 V		-0.3	—	V _{cc} × 0.3	V				
P20 to P27										
P30 to P37										
P40 to P47										
P50 to P57										
P60 to P67										
P72 to P77								-0.3	—	V _{cc} × 0.2
P80 to P87										
P90 to P97										
PA0 to PA7										
PB0 to PB7										
PJ1, PJ0, SCL, SDA										
OSC1	V _{cc} = 4.0 to 5.5 V		-0.3	—	0.5	V				
								PMRJ[1:0] = B'01		
			-0.3	—	0.3	V				

Item	Symbol	Applicable Pins	Setting Condition	Test Condition	Values			Unit	Notes	
					Min.	Typ.	Max.			
Output high voltage	V_{OH}	P10 to P17	PDVRn0 to 7 = 0 (n = 1, 2, 3, 4, 5, 6, 7, 8, 9)	$V_{CC} = 4.0$ to 5.5 V	$V_{CC} - 1.0$	—	—	V		
		P20 to P27		$-I_{OH} = 5.0$ mA						
		P30 to P37		$-I_{OH} = 0.1$ mA	$V_{CC} - 0.5$	—	—	V		
		P40 to P47								
		P50 to P57								
		P60 to P67		PDVRn0 to 7 = 1	$V_{CC} = 4.0$ to 5.5 V	—	$V_{CC} - 1.5$	—	V	Reference value
		P72 to P77								
		P80 to P87		(n = 1, 2, 3, 4, 5, 6, 7, 8, 9)	$-I_{OH} = 20.0$ mA					
		P90 to P97		$V_{CC} = 4.0$ to 5.5 V	—	$V_{CC} - 1.0$	—	V	Reference value	
					$-I_{OH} = 10.0$ mA					
		$V_{CC} = 4.0$ to 5.5 V	—	$V_{CC} - 0.5$	—	V	Reference value			
		$-I_{OH} = 5.0$ mA								
		$-I_{OH} = 0.1$ mA	—	$V_{CC} - 0.4$	—	V	Reference value			
		PA0 to PA7		$V_{CC} = 4.0$ to 5.5 V	$V_{CC} - 1.0$	—	—	V		
		PB0 to PB7		$-I_{OH} = 5.0$ mA						
		PJ0, PJ1		$-I_{OH} = 0.1$ mA	$V_{CC} - 0.5$	—	—	V		
		P56, P57		$4.0 \leq V_{CC} \leq 5.5$ V	$V_{CC} - 2.5$	—	—	V		
				$-I_{OH} = 0.1$ mA						
				$3.0 \leq V_{CC} < 4.0$ V	$V_{CC} - 2.0$	—	—	V		
				$-I_{OH} = 0.1$ mA						

Item	Symbol	Applicable Pins	Setting Condition	Test Condition	Values			Unit	Notes	
					Min.	Typ.	Max.			
Output low voltage	V_{OL}	P10 to P17 P20 to P27	PDVRn0 to 7 = 0	$V_{CC} = 4.0$ to 5.5 V	—	—	0.6	V		
					P30 to P37 P40 to P47	(n = 1, 2, 3, 4, 5, 6, 7, 8, 9)	$I_{OL} = 1.6$ mA	—	—	0.4
		P50 to P57 P60 to P67	PDVRn0 to 7 = 1	$V_{CC} = 4.0$ to 5.5 V			—	—	1.5	V
					P72 to P77 P80 to P87	(n = 1, 2, 3, 4, 5, 6, 7, 8, 9)	$I_{OL} = 20.0$ mA	—	—	1.0
		P90 to P97		$V_{CC} = 4.0$ to 5.5 V			$I_{OL} = 5.0$ mA	—	—	0.6
					$I_{OL} = 1.6$ mA	—	—	0.4	V	Reference value
		PA0 to PA7 PB0 to PB7			$V_{CC} = 4.0$ to 5.5 V	—	—	0.6	V	
						PJ0, PJ1		$I_{OL} = 1.6$ mA	—	—
		SCL, SDA		$V_{CC} = 4.0$ to 5.5 V	$I_{OL} = 6.0$ mA				—	—
					$I_{OL} = 3.0$ mA	—	—	0.4	V	

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Input/output leakage current	$ I_{IL} $	NMI, $\overline{IRQ0}$ to $\overline{IRQ7}$ TRAIO, TRGB, FTCI, TRGC, FTIOA FTIOB, FTIOC, FTIOD, \overline{TRCOI} , FTIOA0, FTIOB0, FTIOC0, FTIOD0, FTIOA1, FTIOB1, FTIOC1, FTIOD1 $\overline{TRDOI_0}$, FTIOA2 FTIOB2, FTIOC2, FTIOD2 FTIOA3, FTIOB3, FTIOC3, FTIOD3 $\overline{TRDOI_1}$, TCLKA TCLKB, TGIOA TGIOB, SCK3 SCK3_2, SCK3_X ADTRG1, ADTRG2 RXD, RXD_2, RXD_X, RXDX, SCL, SDA SSCK, \overline{SCS} SSI, SSO, OSC1, \overline{RES} P10 to P17 P20 to P27 P30 to P37 P40 to P47 P50 to P57 P60 to P67 P72 to P77 P80 to P87 P90 to P97 PA0 to PA7 PB0 to PB7 PJ1, PJ0	$V_{IN} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$	—	—	1.0	μA	

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Pull-up MOS current	-I _p	P10 to P17	V _{CC} = 5.0 V, V _{IN} = 0.0 V	40.0	—	200.0	μA	
		P20 to P27	V _{CC} = 5.0 V, V _{IN} = 0.0 V					
		P30 to P37	V _{CC} = 3.0 V, V _{IN} = 0.0 V	—	40.0	—	μA	Reference value
		P40 to P47	V _{CC} = 3.0 V, V _{IN} = 0.0 V					
		P50 to P57	V _{CC} = 3.0 V, V _{IN} = 0.0 V					
		P60 to P67	V _{CC} = 3.0 V, V _{IN} = 0.0 V					
		P72 to P77	V _{CC} = 3.0 V, V _{IN} = 0.0 V					
		P80 to P87	V _{CC} = 3.0 V, V _{IN} = 0.0 V					
		P90 to P97	V _{CC} = 3.0 V, V _{IN} = 0.0 V					
		PA0 to PA7	V _{CC} = 3.0 V, V _{IN} = 0.0 V					
		PB0 to PB7	V _{CC} = 3.0 V, V _{IN} = 0.0 V					
PJ1, PJ0	V _{CC} = 3.0 V, V _{IN} = 0.0 V							
Input capacitance	C _{IN}	All input pins except power supply pins	f = 1 MHz, V _{IN} = 0.0 V, Ta = 25°C	—	—	15.0	pF	
Active mode supply current	I _{OPE1}	V _{CC}	Active mode 1, φ _{OSC} = 20 MHz	—	11.0	15.0	mA	*
			Active mode 1, φ _{OSC} = 10 MHz	—	6.5	—	mA	Reference value*
	I _{OPE2}	V _{CC}	Active mode 2, φ _{OSC} = 20 MHz	—	2.2	4.0	mA	*
			Active mode 2, φ _{OSC} = 10 MHz	—	1.8	—	mA	Reference value*
	I _{OPE3}	V _{CC}	Active mode 3, φ _{OSC} = 20 MHz	—	1.9	3.5	mA	*
			Active mode 3, φ _{OSC} = 10 MHz	—	1.7	—	mA	Reference value*
	I _{OPE4}	V _{CC}	Active mode 4, φ _{sub} = 32 kHz	—	1.0	—	mA	Reference value*
	I _{OPE5}	V _{CC}	Active mode 5, φ _{sub} = 32 kHz	—	1.0	—	mA	Reference value*
	I _{OPE6}	V _{CC}	Active mode 6, φ _{locc} = 125 kHz	—	1.0	—	mA	Reference value*
	I _{OPE7}	V _{CC}	Active mode 7, φ _{hocc} = 20 MHz	—	11.0	15.0	mA	*
			Active mode 7, φ _{hocc} = 20 MHz	—	11.0	15.0	mA	*

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Sleep mode supply current	I_{SLEEP1}	V_{CC}	Sleep mode 1, $\phi_{\text{OSC}} = 20 \text{ MHz}$	—	7.5	11.0	mA	*
			Sleep mode 1, $\phi_{\text{OSC}} = 10 \text{ MHz}$	—	4.5	—	mA	Reference value*
	I_{SLEEP2}	V_{CC}	Sleep mode 2, $\phi_{\text{OSC}} = 20 \text{ MHz}$	—	2.0	3.5	mA	*
			Sleep mode 2, $\phi_{\text{OSC}} = 10 \text{ MHz}$	—	1.7	—	mA	Reference value*
	I_{SLEEP3}	V_{CC}	Sleep mode 3, $\phi_{\text{OSC}} = 20 \text{ MHz}$	—	1.8	3.2	mA	*
			Sleep mode 3, $\phi_{\text{OSC}} = 10 \text{ MHz}$	—	1.6	—	mA	Reference value*
I_{SLEEP4}	V_{CC}	Sleep mode 4, $\phi_{\text{sub}} = 32 \text{ kHz}$	—	0.9	—	mA	Reference value*	
I_{SLEEP5}	V_{CC}	Sleep mode 5, $\phi_{\text{sub}} = 32 \text{ kHz}$	—	0.9	—	mA	Reference value*	
I_{SLEEP6}	V_{CC}	Sleep mode 6, $\phi_{\text{Ioc0}} = 125 \text{ kHz}$	—	0.9	—	mA	Reference value*	
Standby mode supply current	I_{STBY}	V_{CC}	$T_a \leq 50 \text{ }^\circ\text{C}$ when 32-kHz crystal resonator not used	—	10.0	30.0	μA	*
			$T_a > 50 \text{ }^\circ\text{C}$ when 32-kHz crystal resonator not used	—	30.0	200.0	μA	*
RAM data retaining voltage	V_{RAM}	V_{CC}		2.0	—	—	V	
Main oscillator feedback resistor				—	0.3	—	M Ω	Reference value
Sub oscillator feedback resistor				—	8	—	M Ω	Reference value

Note: * Pin states during supply current measurement are given below (excluding current in the pull-up MOS transistors and output buffers).

Mode	$\overline{\text{RES}}$ Pin	Internal State	PSCSTP	Other Pins	Oscillator Pins
Active mode 1	V_{CC}	Operating ($\phi = \phi_{\text{OSC}}$)	0	V_{CC}	Main clock oscillator: Ceramic resonator or crystal resonator
Active mode 2		Operating ($\phi = \phi_{\text{OSC}}/64$)	0		Subclock oscillator: Pin X1 = V_{SS}
Active mode 3		Operating ($\phi = \phi_{\text{OSC}}/128$)	0		
Sleep mode 1	V_{CC}	Only timers operating	0	V_{CC}	
Sleep mode 2		Only timers operating ($\phi = \phi_{\text{OSC}}/64$)	0		
Sleep mode 3		Only timers operating ($\phi = \phi_{\text{OSC}}/128$)	0		
Active mode 4	V_{CC}	Operating ($\phi = \phi_{\text{sub}}$)	1	V_{CC}	Main clock oscillator: Ceramic resonator or crystal resonator
Active mode 5		Operating ($\phi = \phi_{\text{sub}}/8$)	1		Subclock oscillator: Crystal resonator
Sleep mode 4	V_{CC}	Only timers operating ($\phi = \phi_{\text{sub}}$)	1	V_{CC}	resonator
Sleep mode 5		Only timers operating ($\phi = \phi_{\text{sub}}/8$)	1		
Active mode 6	V_{CC}	Operating ($\phi = \phi_{\text{loco}}$)	1	V_{CC}	Main clock oscillator: None
Active mode 7		Operating ($\phi = \phi_{\text{loco}}$)	0		Subclock oscillator: Pin X1 = V_{SS}
Sleep mode 6	V_{CC}	Only timers operating ($\phi = \phi_{\text{loco}}$)	1	V_{CC}	
Standby mode	V_{CC}	CPU and timers both stop.	—	V_{CC}	Main clock oscillator: Ceramic resonator or crystal resonator Subclock oscillator: Pin X1 = V_{SS}

Table 31.3 DC Characteristics (2)

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = 0.0$ V, $V_{CC} \geq AV_{CC} = AV_{ref}$, $T_a = -20$ to $+85$ °C (N version)/
 -40 to $+85$ °C (D version), unless otherwise indicated.

Item	Symbol	Applicable Pins	Setting Conditions	Test Conditions	Values			Unit
					Min.	Typ.	Max.	
Allowable output low current (per pin)	I_{OL}	P10 to P17	PDVFn0 to 7 = 0 (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, J)	$V_{CC} =$ 4.0 to 5.5 V	—	—	2.0	mA
		P20 to P27			—	—	0.5	
		P30 to P37			—	—	0.5	
		P40 to P47	PDVFn0 to 7 = 1 (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, J)	$V_{CC} =$ 4.0 to 5.5 V	—	—	20.0	mA
		P50 to P57			—	—	20.0	
		P60 to P67			—	—	5.0	
		P72 to P77			—	—	5.0	
		P80 to P87			—	—	5.0	
		P90 to P97	PJ0, PJ1	$V_{CC} =$ 4.0 to 5.5 V	—	—	2.0	mA
		PA0 to PA7,			—	—	0.5	
PB0 to PB7	—	—			0.5			
Allowable output low current (total)	ΣI_{OL}	SCL, SDA	—	$V_{CC} =$ 4.0 to 5.5 V	—	—	6.0	mA
			—	$V_{CC} =$ 4.0 to 5.5 V	—	—	3.0	
			—	$V_{CC} =$ 4.0 to 5.5 V	—	—	80	
		All output pins	—	$V_{CC} =$ 4.0 to 5.5 V	—	—	40	mA
			—	$V_{CC} =$ 4.0 to 5.5 V	—	—	40	

Item	Symbol	Applicable Pins	Setting Conditions	Test Conditions	Values			Unit
					Min.	Typ.	Max.	
Allowable output high current (per pin)	-I _{OH}	P10 to P17	PDVRn0 to 7 = 0 (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, J)	V _{CC} = 4.0 to 5.5 V	—	—	5.0	mA
		P20 to P27			—	—	0.2	mA
		P30 to P37			—	—	0.2	mA
		P40 to P47	PDVRn0 to 7 = 1 (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, J)	V _{CC} = 4.0 to 5.5 V	—	—	20.0	mA
		P50 to P55			—	—	20.0	mA
		P60 to P67			—	—	5.0	mA
		P72 to P77			—	—	5.0	mA
		P80 to P87	PA0 to PA7, PB0 to PB7	V _{CC} = 4.0 to 5.5 V	—	—	5.0	mA
		P90 to P97			—	—	0.2	mA
		PJ0, PJ1			—	—	0.2	mA
Allowable output high current (total)	-ΣI _{OH}	All output pins	V _{CC} = 4.0 to 5.5 V	—	—	80	mA	
				—	—	40	mA	
				—	—	40	mA	
Allowable output current (total)	ΣI _O + ΣI _{OL} + -ΣI _{OH}	All output pins			—	—	80	mA

31.4 AC Characteristics

Table 31.4 AC Characteristics

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = 0.0$ V, $V_{CC} \geq AV_{CC} = AV_{ref}$, $T_a = -20$ to $+85$ °C (N version)/
 -40 to $+85$ °C (D version), unless otherwise indicated.

Item	Symbol	Applicable Pins	Test Conditions	Values			Reference Figure	
				Min.	Typ.	Max.		
Main oscillator oscillation frequency	ϕ_{OSC}	OCS1, OSC2		4.0	—	20.0	MHz	
Sub oscillator oscillation frequency	ϕ_{sub}	X1, X2		—	32.768	—	kHz	
Low-speed on-chip oscillator oscillation frequency	ϕ_{loco}			100	125	150	kHz	
WD-dedicated low-speed on-chip oscillator oscillation frequency	ϕ_{wloco}			100	125	150	kHz	
High-speed on-chip oscillator oscillation frequency	ϕ_{40}		When HOTRMDR1 to HOTRMDR4 have their initial values on release from reset	Ta =	39.60	40.00	40.40	MHz
				25°C	39.40	40.00	40.60	
				When values in HO32TRMDR1 to HO32TRMDR4 are written to HOTRMDR1 to HOTRMDR4	Ta =	31.68	32.00	32.32
				25°C	31.52	32.00	32.48	
System reference clock (ϕ_{base}) cycle time	t_{base}			1	—	1	ϕ_{OSC} ϕ_{sub} ϕ_{loco}	
				2	—	2	ϕ_{hoco}	
System clock (ϕ) cycle time	t_{cyc}			1	—	128	t_{base} * ¹	
				—	—	320.0	μ s	

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Reference Figure
				Min.	Typ.	Max.		
Bus master operation clock (ϕ s) cycle time	t_{bcyc}			1	—	32	t_{cyc}	
				—	—	320.0	μ s	
Instruction cycle time				1	—	—	t_{cyc}	
Oscillation stabilization time (crystal resonator)	t_{tc}	OSC1, OSC2		—	—	6.5	ms	Figure 31.3
Oscillation stabilization time (ceramic resonator)	t_{tc}	OSC1, OSC2		—	—	6.5	ms	
Oscillation stabilization time	t_{tex}	X1, X2		—	—	2.0	s	
External clock high width	t_{CPH}	OSC1		20.0	—	—	ns	Figure 31.1
External clock low width	t_{CPL}	OSC1		20.0	—	—	ns	
External clock rise time	t_{CPr}	OSC1		—	—	10.0	ns	
External clock fall time	t_{CpF}	OSC1		—	—	10.0	ns	
$\overline{\text{RES}}$ pin low width	t_{REL1}	$\overline{\text{RES}}$	At power-on and in modes other than those below	10.0	—	—	ms	Figure 31.2
	t_{REL2}		In active mode and sleep mode operation	10.0	—	—	μ s	
Input pin high width	t_{IH}	$\overline{\text{NMI}}$	INCCR[5:4] = B'00	300	—	—	ns	Figure 31.4
			INCCR[5:4] = B'01	450	—	—	ns	
			INCCR[5:4] = B'10	800	—	—	ns	
			INCCR[5:4] = B'11	1500	—	—	ns	

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Reference Figure			
				Min.	Typ.	Max.					
Input pin high width	t_{IH}	$\overline{IRQ0}$ to $\overline{IRQ3}$	INCCR[1:0] = B'00	300	—	—	ns	Figure 31.4			
			INCCR[1:0] = B'01	450	—	—	ns				
			INCCR[1:0] = B'10	800	—	—	ns				
			INCCR[1:0] = B'11	1500	—	—	ns				
		$\overline{IRQ4}$ to $\overline{IRQ7}$	INCCR[3:2] = B'00	300	—	—	ns				
			INCCR[3:2] = B'01	450	—	—	ns				
			INCCR[3:2] = B'10	800	—	—	ns				
			INCCR[3:2] = B'11	1500	—	—	ns				
		Input pin high width	t_{IH}	FTIOA to FTIOD, FTIOA0 to FTIOD0, FTIOA1 to FTIOD1, FTIOA2 to FTIOD2, FTIOA3 to FTIOD3, FTCI, TRGC, TRCOI, TRDOI_0, TRDOI_1, TCLKA, TCLKB, TGIOA, TGIOB, ADTRG1, ADTRG_2		3	—		—	t_{cyc} $\phi 40^{*2}$	

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Reference Figure
				Min.	Typ.	Max.		
Input pin low width	t_{L}	$\overline{\text{NMI}}$	INCCR[5:4] = B'00	300	—	—	ns	Figure 31.4
			INCCR[5:4] = B'01	450	—	—	ns	
			INCCR[5:4] = B'10	800	—	—	ns	
			INCCR[5:4] = B'11	1500	—	—	ns	
		$\overline{\text{IRQ0}}$ to $\overline{\text{IRQ3}}$	INCCR[1:0] = B'00	300	—	—	ns	
			INCCR[1:0] = B'01	450	—	—	ns	
			INCCR[1:0] = B'10	800	—	—	ns	
			INCCR[1:0] = B'11	1500	—	—	ns	
		$\overline{\text{IRQ4}}$ to $\overline{\text{IRQ7}}$	INCCR[3:2] = B'00	300	—	—	ns	
			INCCR[3:2] = B'01	450	—	—	ns	
			INCCR[3:2] = B'10	800	—	—	ns	
			INCCR[3:2] = B'11	1500	—	—	ns	

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Reference Figure
				Min.	Typ.	Max.		
Input pin low width	t_{IL}	FTIOA to FTIOD, FTIOA0 to FTIOD0, FTIOA1 to FTIOD1, FTIOA2 to FTIOD2, FTIOA3 to FTIOD3, FTCI, TRGC, \overline{TRCOI} , $\overline{TRDOI_0}$, $\overline{TRDOI_1}$, TCLKA, TCLKB, TGIOA, TGIOB, $\overline{ADTRG1}$, $\overline{ADTRG2}$		3	—	—	t_{cyc} $\phi 40^{*2}$	Figure 31.4

- Notes: 1. Determined by settings of the system clock control register (SYSCCR), power-down control register 1 (LPCR1), and power-down control register (LPCR2).
2. When $\phi 40$ is selected as a counter clock.

Table 31.5 Timing of I²C Bus Interface

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = 0.0$ V, $V_{CC} \geq AV_{CC} = AV_{ref}$, $T_a = -20$ to $+85$ °C (N version)/
 -40 to $+85$ °C (D version), unless otherwise indicated.

Item	Symbol	Test Conditions	Values			Unit	Reference Figure
			Min.	Typ.	Max.		
SCL input cycle time	t_{SCL}		$12t_{cyc} + 600$	—	—	ns	Figure 31.5
SCL input high width	t_{SCLH}		$3t_{cyc} + 300$	—	—	ns	
SCL input low width	t_{SCLL}		$5t_{cyc} + 300$	—	—	ns	
SCL and SDA input fall time	t_{SI}		—	—	300	ns	
SCL and SDA input spike pulse removal time	t_{SP}		—	—	$1t_{cyc}$	ns	
SDA input bus-free time	t_{BUF}		$5t_{cyc}$	—	—	ns	
Start condition input hold time	t_{STAH}		$3t_{cyc}$	—	—	ns	
Retransmission start condition input setup time	t_{STAS}		$3t_{cyc}$	—	—	ns	
Setup time for stop condition input	t_{STOS}		$3t_{cyc}$	—	—	ns	
Data-input setup time	t_{SDAS}		$1t_{cyc} + 20$	—	—	ns	
Data-input hold time	t_{SDAH}		0	—	—	ns	
Capacitive load of SCL and SDA	C_b		0	—	400	pF	
SCL and SDA output fall time	t_{SI}	$V_{CC} = 4.0$ to 5.5 V	—	—	250	ns	
			—	—	300	ns	

Table 31.6 Timing of Serial Communication Interface (SCI)

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = 0.0$ V, $V_{CC} \geq AV_{CC} = AV_{ref}$, $T_a = -20$ to $+85$ °C (N version)/
 -40 to $+85$ °C (D version), unless otherwise indicated.

Item	Symbol	Applicable Test Pins	Test Conditions	Values			Unit	Reference Figure
				Min.	Typ.	Max.		
Input clock cycle	Asynchronous	t_{syc}	SCK3	4	—	—	t_{cyc}	Figure 31.6
	Clocked synchronous			6	—	—	t_{cyc}	
Input clock pulse width		t_{SCKW}	SCK3	0.4	—	0.6	t_{syc}	
Transmit data delay time (clocked synchronous)		t_{TXD}	TXD	—	—	1	t_{cyc}	Figure 31.7
Receive data setup time (clocked synchronous)		t_{RXS}	RXD	50.0	—	—	ns	
Receive data hold time (clocked synchronous)		t_{RXH}	RXD	50.0	—	—	ns	

Table 31.7 Timing of Synchronous Serial Communication Unit (SSU)

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = 0.0$ V, $V_{CC} \geq AV_{CC} = AV_{ref}$, $T_a = -20$ to $+85$ °C (N version)/
 -40 to $+85$ °C (D version), $C_L = 100$ pF, unless otherwise indicated.

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Reference Figure
				Min.	Typ.	Max.		
Clock cycle	t_{SUCYC}	SSCK		4	—	—	t_{CYC}	Figures 31.8 to 31.12
Clock high pulse width	t_{HI}	SSCK		0.4	—	0.6	t_{SUCYC}	
Clock low pulse width	t_{LO}	SSCK		0.4	—	0.6	t_{SUCYC}	
Clock rise time	Master	t_{RISE}	SSCK	—	—	1	t_{CYC}	
	Slave			—	—	1.0	μs	
Clock fall time	Master	t_{FALL}	SSCK	—	—	1	t_{CYC}	
	Slave			—	—	1.0	μs	
Data input setup time	t_{SU}	SSO SSI		100	—	—	ns	
Data input hold time	t_H	SSO SSI		1	—	—	t_{CYC}	
\overline{SCS} setup time	Slave	t_{LEAD}	\overline{SCS}	$1t_{CYC}$ + 50	—	—	ns	
\overline{SCS} hold time	Slave	t_{LAG}	\overline{SCS}	$1t_{CYC}$ + 50	—	—	ns	
Data output delay time	t_{OD}	SSO SSI		—	—	1	t_{CYC}	
Slave access time	t_{SA}	SSI		—	—	$1.5t_{CYC}$ + 100	ns	
Slave out release time	t_{OR}	SSI		—	—	$1.5t_{CYC}$ + 100	ns	

31.5 A/D Converter Characteristics

Table 31.8 A/D Converter Characteristics

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = AV_{SS} = 0.0$ V, $V_{CC} \geq AV_{CC} = AV_{ref}$, $T_a = -20$ to $+85$ °C (N version)/
 -40 to $+85$ °C (D version), unless otherwise indicated.

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min.	Typ.	Max.		
Analog power supply voltage	AVcc	AVcc		2.7	Vcc	5.5	V	*1
Reference voltage for A/D conversion	AVref	AVref		—	Avcc	—	V	*4
Analog input voltage	AV _{IN}	AN0 to AN11 AN0_2 to AN3_2		Vss - 0.3	—	Avcc + V 0.3		
Analog power supply current	AI _{OPE}	AVcc	AVcc = AVref = 5.0 V f _{osc} = 20 MHz	—	—	2.0	mA	
	AI _{STOP1}	AVcc		—	50.0	—	μA	*2 Reference value
	AI _{STOP2}	AVcc		—	—	5.0	μA	*3
Analog input capacitance	C _{AIN}	AN0 to AN11 AN0_2 to AN3_2		—	—	30.0	pF	
Allowable signal source impedance	R _{AIN}	AN0 to AN11 AN0_2 to AN3_2		—	—	5.0	kΩ	
Resolution (data length)				10	10	10	bit	
Conversion time	t _{conv}			2.0	—	43	μs	

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min.	Typ.	Max.		
A/D conversion mode (single mode)		AN0 to AN11	$AV_{CC} = AV_{REF} = 2.7$ to 5.5 V					
Nonlinearity error		AN0_2 to AN3_2		—	—	± 3.5	LSB	
Offset error				—	—	± 3.5	LSB	
Full-scale error				—	—	± 3.5	LSB	
Quantization error				—	—	± 0.5	LSB	
Absolute accuracy				—	—	± 4.0	LSB	

- Notes:
1. Set $AV_{CC} = AV_{REF} = V_{CC}$ when the A/D converter is not used.
 2. I_{STOP1} is the current in active and sleep modes while the A/D converter is idle.
 3. I_{STOP2} is the current at reset and in standby, subactive, and subsleep modes while the A/D converter is idle.
 4. The reference voltage setting on the AV_{REF} pin should satisfy $AV_{REF} = AV_{CC}$.

31.6 D/A Converter Characteristics

Table 31.9 D/A Converter Characteristics

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = AV_{SS} = 0.0$ V, $V_{CC} \geq AV_{CC} = AV_{ref}$, $T_a = -20$ to $+85$ °C (N version)/
 -40 to $+85$ °C (D version), unless otherwise indicated.

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min.	Typ.	Max.		
Analog power supply voltage	AVcc	AVcc		2.7	Vcc	5.5	V	
Reference voltage for D/A conversion	AVref	AVref		—	AVcc	—	V	*
Resolution				8	8	8	bit	
Conversion time		DA0 to DA1	Load capacitance = 20 pF	—	—	10.0	μs	
Absolute accuracy		DA0 to DA1	Load resistance = 2 MΩ	—	±2.0	±3.0	LSB	

Note: * The reference voltage setting on the AVref pin should satisfy $AV_{ref} = AV_{cc}$.

31.7 Flash Memory Characteristics

Table 31.10 Flash Memory Characteristics

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = 0.0$ V, $V_{CC} \geq AV_{CC} = AV_{ref}$, $T_a = -20$ to $+85$ °C (N version)/
 -40 to $+85$ °C (D version), unless otherwise indicated.

Item	Test		Values			Unit	
	Symbol	Conditions	Target Area	Min.	Typ.		Max.
Program/erase endurance* ¹			Programmable ROM	1000* ²	—	—	Times
			Data Flash	10000* ²	—	—	
Program time (per 4 bytes)			Programmable ROM	—	150	3000	μs
			Data Flash	—	300	3000	
Lock-bit program time			Programmable ROM	—	70	3000	μs
Erase time (per 1-block)			Programmable ROM	—	300	3000	ms
			Data Flash	—	300	3000	
Transition time to erase-suspend mode	$t_{d(SR-ES)}$		Programmable ROM	—	—	$3t_{byte} + 50$	μs
			Data Flash				
Interval between start of erasure and request for suspension			Programmable ROM	0	—	—	μs
			Data Flash				
Interval between restart of erasure and next request for suspension			Programmable ROM	150	—	—	μs
			Data Flash				
Interval between suspension and restart of erasure			Programmable ROM	—	—	50	μs
			Data Flash				
Program/erase voltage			Programmable ROM	2.7	—	5.5	V
			Data Flash				

Item	Test Symbol	Conditions	Target Area	Values			Unit
				Min.	Typ.	Max.	
Read voltage			Programmable ROM	2.7	—	5.5	V
			Data Flash				
Access states			Programmable ROM	1	—	—	t_{bcyc}
			Data Flash	2	—	—	
Program/erase temperature			Programmable ROM	0	—	60	°C
			Data Flash	-20* ³	—	85	

Notes: 1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1000, 10000), each block can be erased n times.

For example, if 1024 4-byte writes are performed to different addresses in data flash A, a 4 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

2. Endurance to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed).
3. -40°C for D version.

31.8 Low-Voltage Detection Circuits Characteristics

Table 31.11 Electrical Characteristics for Low-Voltage Detection Circuit 0

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = 0.0$ V, $VCC \geq AVCC = AV_{ref}$, $T_a = -20$ to $+85$ °C (N version)/
 -40 to $+85$ °C (D version), unless otherwise indicated.

Item	Symbol	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
Voltage-detection level	V_{det0}	VD0LS1 = 0	2.15	2.40	2.50	V
		VD0LS1 = 1	3.60	3.85	4.10	
Detection minimum pulse width of low-voltage detection circuit 0	t_{WLVDO}		20.0	—	—	μ s
Operating voltage minimum value for low-voltage detection circuit 0	$V_{LVD0min}$		1.8	—	—	V

Table 31.12 Electrical Characteristics for Low-Voltage Detection Circuit 1

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = 0.0$ V, $V_{CC} \geq AV_{CC} = AV_{ref}$, $T_a = -20$ to $+85$ °C (N version)/
 -40 to $+85$ °C (D version), unless otherwise indicated.

Item	Symbol	Test Conditions	Values			Unit	Notes
			Min.	Typ.	Max.		
Voltage-detection level	V_{det1}	VD1LS[3:0] = 0111	Falling voltage	2.85	3.15	3.45	V
			Rising voltage	3.05	3.35	3.65	
		VD1LS[3:0] = 1000	Falling voltage	3.00	3.30	3.60	
			Rising voltage	3.20	3.50	3.80	
		VD1LS[3:0] = 1001	Falling voltage	3.15	3.45	3.75	
			Rising voltage	3.35	3.65	3.95	
		VD1LS[3:0] = 1010	Falling voltage	3.30	3.60	3.90	
			Rising voltage	3.50	3.80	4.10	
		VD1LS[3:0] = 1011	Falling voltage	3.45	3.75	4.05	
			Rising voltage	3.65	3.95	4.25	
		VD1LS[3:0] = 1100	Falling voltage	3.60	3.90	4.20	
			Rising voltage	3.80	4.10	4.40	
		VD1LS[3:0] = 1101	Falling voltage	3.75	4.05	4.35	
			Rising voltage	3.95	4.25	4.55	
		VD1LS[3:0] = 1110	Falling voltage	3.90	4.20	4.50	
			Rising voltage	4.10	4.40	4.70	
		VD1LS[3:0] = 1111	Falling voltage	4.05	4.35	4.65	
			Rising voltage	4.25	4.55	4.85	
Voltage hysteresis between detection for rising and falling cases	$V_{LVD1HYS}$		—	0.22	—	V	Reference value
Low-voltage detection circuit 1 self supply current		$V_{CC} = 5.0$ V	—	2.0	—	μ A	Reference value
Waiting time until low-voltage detection circuit 1 operation starts	$t_{d(E-A)}$		—	—	50.0	μ s	
Detection minimum pulse width of low-voltage detection circuit 1	t_{WLVD1}		20.0	—	—	μ s	

Item	Symbol	Test Conditions	Values			Unit	Notes
			Min.	Typ.	Max.		
Operating voltage minimum value for low- voltage detection circuit 1	$V_{LVD1min}$		2.7	—	—	V	

Table 31.13 Electrical Characteristics for Low-Voltage Detection Circuit 2

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = 0.0$ V, $V_{CC} \geq AV_{CC} = AV_{ref}$, $T_a = -20$ to $+85$ °C (N version)/
 -40 to $+85$ °C (D version), unless otherwise indicated.

Item	Symbol	Test Conditions	Values			Unit	Notes
			Min.	Typ.	Max.		
Voltage-detection level	V_{det2}	Falling voltage	3.70	4.00	4.30	V	
		Rising voltage	3.90	4.20	4.50		
Low-voltage detection circuit 2 self supply current		$V_{CC} = 5.0$ V	—	2.0	—	μ A	Reference value
Waiting time until low-voltage detection circuit 2 operation starts	$t_{d(E-A)}$		—	—	50.0	μ s	
Detection minimum pulse width of low-voltage detection circuit 2	t_{WLVD2}		20.0	—	—	μ s	
Operating voltage minimum value for low-voltage detection circuit 2	$V_{LVD2min}$		2.7	—	—	V	
Voltage-detection level for external input pins			1.20	1.33	1.45	V	
Input range for detection voltage of external inputs			1.4	—	V_{CC}	V	
Input range for comparison voltage of external inputs			-0.3	—	$V_{CC} + 0.3$	V	
External input function offset			—	50	200	mV	
Delay time for output from external input function*		Falling voltage (detection voltage – comparison voltage = -100 mV)	—	3	—	μ s	Reference value
		Falling voltage (detection voltage – comparison voltage ≤ -1 V)	—	1.5	—	μ s	Reference value
		Rising voltage (detection voltage – comparison voltage = $+100$ mV)	—	2	—	μ s	Reference value
		Rising voltage (detection voltage – comparison voltage $\geq +1$ V)	—	0.5	—	μ s	Reference value

Item	Symbol	Test Conditions	Values			Unit	Notes
			Min.	Typ.	Max.		
Supply current for external input function operation		Vcc = 5.0 V	—	0.5	—	μA	Reference value

Note: * These values apply when the digital filter is disabled.

31.9 Power-On Reset Function Characteristics

Table 31.14 Power-On Reset Function Characteristics

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = 0.0$ V, $V_{CC} \geq AV_{CC} = AV_{ref}$, $T_a = -20$ to $+85$ °C (N version)/
 -40 to $+85$ °C (D version), unless otherwise indicated.

Item	Symbol	Test Conditions	Values			Unit	Reference Figure
			Min.	Typ.	Max.		
Power-on reset valid voltage	V_{por}		0	—	0.2	V	Figure 31.13
External power V_{CC} rise gradient	t_{rn}		0.02	—	50	V/msec	

31.10 Timing Charts




Figure 31.1 System Clock Input Timing




Figure 31.2 \overline{RES} Pin Low Width Timing




Figure 31.3 Oscillation Stabilization Time Timing

NMI, $\overline{\text{IRQ0}}$ to $\overline{\text{IRQ7}}$,
 $\overline{\text{ADTRG1}}$, $\overline{\text{ADTRG2}}$,
FTIOA to FTIOD,
FTIOA0 to FTIOD0,
FTIOA1 to FTIOD1,
FTIOA2 to FTIOD2,
FTIOA3 to FTIOD3,
TCLKA, TCLKB,
FTCI, TGIOA, TRGC,
TGIOB, $\overline{\text{TRCOI}}$,
 $\overline{\text{TRDOI}_0}$, $\overline{\text{TRDOI}_1}$




Figure 31.4 Input Timing




Figure 31.5 I²C Bus Interface Input/Output Timing




Figure 31.6 SCK3 Input Clock Timing




Figure 31.7 SCI Input/Output Timing in Clocked Synchronous Mode







Figure 31.8 SSU Input Timing in Clocked Synchronous Communication Mode




**Figure 31.9 SSU Input/Output Timing
(Four-Line Bus Communication Mode, Master, CPHS = 1)**



**Figure 31.10 SSU Input/Output Timing
(Four-Line Bus Communication Mode, Master, CPHS = 0)**



**Figure 31.11 SSU Input/Output Timing
(Four-Line Bus Communication Mode, Slave, CPHS = 1)**



**Figure 31.12 SSU Input/Output Timing
(Four-Line Bus Communication Mode, Slave, CPHS = 0)**




Figure 31.13 Power-On Reset Timing

31.11 Output Load Circuit




Figure 31.14 Output Load Circuit

Appendix

A. Package Dimensions




Figure A.1 Package Dimension (PLQP0064KB-A)




Figure A.2 Package Dimension (PLQP0064GA-A)




Figure A.3 Package Dimension (PLQP0080JA-A)




Figure A.4 Package Dimension (PLQP0100KB-A)

B. Handling of Unused Pins

Table B.1 shows the handling of unused pins.


Table B.1 Handling of Unused Pins

Pin Name	Example of Handling Pins
RES	Connect this pin to V_{CC} via a pull-up resistor
NMI	Connect this pin to V_{CC} via a pull-up resistor
X1	Connect this pin to V_{SS}
X2	Leave this pin open
Port 1	Set the corresponding PMR bit or the PCR bit to 0 to set these pins in general purpose mode. Connect these pins to V_{CC} via a resistor (pull-up) or to V_{SS} via a resistor (pull-down), respectively.
Port 2	
Port 3	
Port 4	
Port 5	
Port 6	
Port 7	
Port 8	
Port 9	
Port A	
Port B	
Port J	
NC	Leave this pin open

Main Revisions and Additions in this Edition

Item	Page	Revision (See Manual for Details)
------	------	-----------------------------------


16.2.1 Timer RD Start Register (TRDSTR)	569	Added
---	-----	-------




16.2.2 Timer RD Mode Register (TRDMDR)	571	Added
--	-----	-------




16.2.3 Timer RD PWM Mode Register (TRDPMR)	572	Added
--	-----	-------



16.2.4 Timer RD Function Control Register (TRDFCR)	573	Added
--	-----	-------




16.2.5 Timer RD Output Master Enable Register 1 (TRDOER1)	575	Added
--	-----	-------



Item **Page** **Revision (See Manual for Details)**


16.2.6 Timer RD 577 Added
 Output Master
 Enable Register 2
 (TRDOER2)



16.2.7 Timer RD 577 Added
 Output Control
 Register (TRDOCR)



16.2.8 Timer RD 579 Added
 A/D Conversion
 Start Trigger Control
 Register
 (TRDADCR)



16.2.9 Timer RD 580 Added
 Counter (TRDCNT)



Item **Page** **Revision (See Manual for Details)**

16.2.10 General
Registers A, B, C,
and D (GRA, GRB,
GRC, and GRD)

581 Added

GRA

Address: H'FFFFB2, H'FFFFBC, H'FF0572, H'FF057C

Bit: b15 b14 b13 b12 b11 b10 b9




Value after reset: 1 1 1 1 1 1 1

GRB

Address: H'FFFFB4, H'FFFFBE, H'FF0574, H'FF057E

Bit: b15 b14 b13 b12 b11 b10 b9



Value after reset: 1 1 1 1 1 1 1

GRC

Address: H'FFFFB6, H'FFFFC0, H'FF0576, H'FF0580

Bit: b15 b14 b13 b12 b11 b10 b9



Value after reset: 1 1 1 1 1 1 1

GRD

Address: H'FFFFB8, H'FFFFC2, H'FF0578, H'FF0582

Bit: b15 b14 b13 b12 b11 b10 b9




Value after reset: 1 1 1 1 1 1 1

16.2.11 Timer RD
Control Register
(TRDCR)

583 Amended

Address: H'FFFFC4, H'FFFFCB, H'FF0584, H'FF058B

Bit: b7 b6 b5 b4




Value after reset: 0 0 0 0

16.2.12 Timer RD 585 Added

I/O Control
Registers
(TRDIORA and
TRDIORC)

• TRDIORA


Address: H'FFFFC5, H'FFFFCC, H'FF0585, H'FF058C



Value after reset: 1 0 0 0

• TRDIORC

Address: H'FFFFD6, H'FFFFCD, H'FF0586, H'FF058D




Value after reset: 1 0 0 0

16.2.13 Timer RD 589 Added

Status Register
(TRDSR)

Address: H'FFFFC7, H'FFFFCE, H'FF0587, H'FF058E




Value after reset: 1 1 0 0

16.2.14 Timer RD 592 Added

Interrupt Enable
Register (TRDIER)

Address: H'FFFFC8, H'FFFFCF, H'FF0588, H'FF058F




Value after reset: 1 1 1 0

16.2.15 PWM Mode 593 Added

Output Level Control
Register (POCR)

Address: H'FFFFC9, H'FFFFD0, H'FF0589, H'FF0590



Value after reset: 1 1 1 1

Item **Page** **Revision (See Manual for Details)**

16.2.16 Timer RD 594 Added
Digital Filtering
Function Select
Register (TRDDF)

Address: H'FFFFCA, H'FFFFD1, H'FF058A, H'FF0591



Index

Numerics

16-bit counter mode	745
8-bit timers (TMR)	729

A

A/D conversion time	987
A/D converter	965
Absolute address	66
Acknowledge	893
Activation by software	416
Address space	34
Addressing mode	65
ADI	990
Arithmetic operations instructions	55
Asynchronous mode	791

B

Bcc	61
Bit manipulation instructions	59, 60
Bit rate	778
Bit synchronous circuit	911
Block data transfer instruction	63
Block transfer mode	414
Branch instructions	61
Break	819
Buffer operation	637

C

Cascaded connection	745
Chain transfer	415
Chain transfer when counter = 0	422
Clock polarity	930
Clock synchronous serial format	901

Clocked synchronous communication

mode	933
Clocked synchronous mode	800
Communication mode	932
Compare match A	743
Compare match B	744
Compare match count mode	745
Compare match signal	742
Complementary PWM mode	625
Condition field	63
Condition-code register	46

D

Data transfer controller (DTC)	391
Data transfer instructions	54
Digital filter	541, 726
DTC vector table	404

E

EEPMOVE instruction	74
Effective address	65, 69
Effective address extension	63
Exception handling	75
Extended control register (EXR)	45
External trigger	989

F

Framing error	796
---------------------	-----

G

General registers	44
-------------------------	----

I	
I ² C bus format.....	892
I ² C bus interface 2 (IIC2)	873
Immediate.....	67
Input capture function.....	611
Instruction set	52
Interrupt control modes	110
Interrupt controller.....	85
Interrupt exception handling.....	82
Interrupt exception handling vector table	102
Interrupt priority register (IPR)	85
IRQ0	104

L	
Logic operations instructions.....	57
Low voltage detect interrupt.....	1021, 1026
Low voltage detection circuits.....	1005
LVDI	1021, 1026

M	
Mark state	819
Memory indirect	68
Module standby function	184
Multiprocessor communication function.....	807

N	
NMI	103, 119
NMI interrupt.....	100
Noise canceler	904
Normal mode	412

O	
Operation field.....	63

Overrun error	796
---------------------	-----

P	
Parity error	796
Power-on reset function	1018
Program counter.....	45
Program-counter relative	67
PWM mode.....	530, 615
PWM2 mode.....	535

R	
Register direct.....	65
Register field.....	63
Register indirect.....	65
Register indirect with displacement.....	66
Register indirect with post-increment	66
Register indirect with pre-decrement	66
Register information	404
Registers	
ADCR	973
ADCSR.....	970
ADDR.....	970
ADMR	974
BAKCR.....	126
BRR	778
CMPCSR	976
CMPR	975
CMPVAL.....	978
CRA	398
CRB	398
CRCCR.....	866
CRCDIR	867
CRCDOR.....	867
DACR	1000
DADR.....	999
DAR.....	397
DFPR	198
DTCER.....	399

DTVECR	401	MSTCR3	177
ELCR	429	MSTCR4	179
ELCSR	99	OSCCSR	137
ELOP	434	PCR	317
ELSR	430	PDBF	438
ELTMCNT	446	PDR	318
ELTMCR	440	PDVR	320
ELTMDR	445	PEL	439
ELTMS	441	PGC	437
FLMCR1	194	PGR	436
FLMCR2	196	PMCR	276
FLMSTR	199	PMCWPR	275
ICCR1	878	PMR	316
ICCR2	881	POCR	593
ICDRR	891	PUCR	319
ICDRS	891	RDR	771
ICDRT	891	RSR	771
ICIER	884	RSTCR	78
ICMR	883	RSTFR	77
ICSR	887	SAR	397, 890
ICSUSR	877	SCR3	774
IER	92	SEMR	785
INCCR	97	SMR	772
INTCR	88	SPMR	783
IPR	90	SSCR	918
IrCR	783	SSER	925
ISCR	93	SSMR	921
ISR	96	SSMR2	922
LD0CR	1016	SSR	776
LD1CR	1013	SSRDR	928
LD2CR	1010	SSSR	926
LINCR	951	SSTD	928
LINST	952	SSTRSR	929
LPCR1	130	SXCF0CR	839
LPCR2	133	SXCF0DR	839
LPCR3	135	SXCF0RR	840
MRA	394	SXCF1CR	841
MRB	396	SXCF1RR	842
MSTCR1	174	SXCR0	829
MSTCR2	176	SXCR1	830

SXCR2.....	832	TRCADCR	519
SXCR3.....	833	TRCCNT.....	520
SXICR	835	TRCCR	506
SXMER	828	TRCDF	518
SXPCF1DR	840	TRCIER	509
SXPCR	833	TRCIOR.....	513
SXSFC1DR	840	TRCMR	505
SXSTCR.....	838	TRCOER.....	517
SXSTR.....	836	TRCSR.....	510
SXTCNT.....	844	TRDADCR	579
SXTCR	842	TRDCNT	580
SXTMR	843	TRDCR	583
SXTPRE	844	TRDDF	594
SYSCCR.....	128	TRDFCR.....	573
TCCR.....	735	TRDIER.....	592
TCNT (TMR).....	732	TRDIOR	585
TCORA	732	TRDMDR	571
TCORB.....	733	TRDOCR	577
TCR (TMR).....	734	TRDOER	575
TCSR (TMR).....	737	TRDPMR.....	572
TCSRWD	755	TRDSR	589
TCWD	756	TRDSTR.....	569
TDR.....	772	TRECR	674
TICRWD	758	TRECSR.....	680
TIFRWD.....	759	TREHR	672
TMWD	757	TREIFR.....	678
TRACR.....	461	TREMIN	671
TRAIOC	463	TRESEC	670
TRAIR	466	TREWK	673
TRAMR.....	465	TRGCNT	702
TRAPRE.....	467	TRGCNTCR.....	696
TRATR	468	TRGCR	697
TRBCR.....	479	TRGIER	701
TRBIOC	481	TRGIOR	698
TRBIR	484	TRGMDR	695
TRBMR.....	483	TRGSR	700
TRBOCR.....	480	TSR.....	771
TRBPR	486	VDCPR.....	1009
TRBPRES.....	485	VOFR.....	98
TRBSC	485	Repeat mode	413

Reset	76
Reset exception handling	79
Reset synchronous PWM mode	621

S

Scan mode	983
Serial communication interface 3	765
Shift instructions	58
Single mode	981
Slave address	893
Software activation	424
Stack pointer (SP)	44
Stack status after exception handling	83
Start condition	893
Stop condition	893
SWDTEND	416
Synchronous operation	614
Synchronous serial communication unit (SSU)	915

System control instruction	62
----------------------------------	----

T

Timer RC	501
Timer RD	559
Trace exception handling	81
Transfer clock	930
Transfer rate	879
Trap instruction	75
Trap instruction exception handling	82

V

Vector number for the software activation interrupt	401
--	-----

W

Watchdog timer (WDT)	753
Waveform output by compare match	608

H8S/20103R, H8S/20203R, H8S/20223R, H8S/20323R,
H8S/20115R, H8S/20215R, H8S/20235R, H8S/20335R Groups
User's Manual: Hardware

Publication Date: Rev.1.00 Mar 25, 2011
Rev.3.00 Sep 25, 2012

Published by: Renesas Electronics Corporation

**SALES OFFICES****Renesas Electronics Corporation**<http://www.renesas.com>

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc.2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130**Renesas Electronics Canada Limited**1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220**Renesas Electronics Europe Limited**Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804**Renesas Electronics Europe GmbH**Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327**Renesas Electronics (China) Co., Ltd.**7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679**Renesas Electronics (Shanghai) Co., Ltd.**Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898**Renesas Electronics Hong Kong Limited**Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044**Renesas Electronics Taiwan Co., Ltd.**13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670**Renesas Electronics Singapore Pte. Ltd.**80 Bendemeer Road, Unit #05-02 Hyflux Innovation Centre Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300**Renesas Electronics Malaysia Sdn.Bhd.**Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510**Renesas Electronics Korea Co., Ltd.**11F., Samik Laved' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141

H8S/20103R, H8S/20203R, H8S/20223R, H8S/20323R,
H8S/20115R, H8S/20215R, H8S/20235R, H8S/20335R
Groups



Renesas Electronics Corporation

R01UH0185EJ0300

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Renesas Electronics:](#)

[R4F20203RDFD#V0](#) [R4F20203RNFD#V0](#)