# RENESAS

# DATASHEET

### ISL28133

Single Micropower, Chopper Stabilized, RRIO Operational Amplifier

FN6560 Rev.7.1 Apr 22, 2021

The **ISL28133** is a single micropower, chopper stabilized operational amplifier that is optimized for single supply operation from 1.8V to 5.5V. Its low supply current of 18µA and wide input range enable make it an excellent general purpose op amp for a range of applications. The ISL28133 is ideal for handheld devices that operate off 2 AA or single Li-ion batteries.

The ISL28133 is available in the 5 Ld SOT-23 and 5 Ld SC70 packages. All devices operate over the extended temperature range of -40°C to +125°C.

# Features



- Low offset TC . 0.075µV/°C, Max
- $\bullet$  Input bias current.............................300pA, Max.
- Quiescent current ................................18µA, Typ.
- Wide supply range . 1.8V to 5.5V
- Low noise  $(0.01$ Hz to  $10$ Hz)  $\dots$ ... $\dots$ ..........1.1 $\mu$ V<sub>P-P</sub>, Typ.
- Rail-to-rail inputs and output
- Operating temperature range. . . . . . . . . . . .-40°C to +125°C

### Applications

- Bidirectional current sense
- Temperature measurement
- Medical equipment
- Electronic weigh scales



<span id="page-0-0"></span>**BIDIRECTIONAL CURRENT SENSE AMPLIFIER**

FIGURE 1. TYPICAL APPLICATION CIRCUIT FIGURE 2. VOS VS TEMPERATURE



<span id="page-0-1"></span>



# <span id="page-1-3"></span>Block Diagram



# <span id="page-1-4"></span>Ordering Information



NOTES:

<span id="page-1-2"></span>1. See **TB347** for details on reel specifications.

- <span id="page-1-1"></span>2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. For Moisture Sensitivity Level (MSL), please see the device information page for the **ISL28133**. For more information on MSL please see techbrief [TB363](https://www.renesas.com/www/doc/tech-brief/tb363.pdf).

<span id="page-1-0"></span>5. The part marking is located on the bottom of the part.



# <span id="page-2-0"></span>Pin Configurations







# Pin Descriptions



#### Absolute Maximum Ratings Thermal Information





#### Operating Conditions



*CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.*

#### NOTES:

<span id="page-3-0"></span>6.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See [TB379](https://www.renesas.com/www/doc/tech-brief/tb379.pdf) for details.

<span id="page-3-1"></span>7. For  $\theta_{\text{JC}}$ , the "case temp" location is taken at the package top center.

#### **Electrical Specifications**  $V_+= 5V$ ,  $V_-= 0V$ , VCM = 2.5V,  $T_A = +25^\circ$ C, R<sub>L</sub> = Open, unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C.



<span id="page-3-2"></span>

**Electrical Specifications**  $V_+= 5V$ ,  $V_-= 0V$ , VCM = 2.5V,  $T_A = +25^\circ$ C, R<sub>L</sub> = Open, unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)



<span id="page-4-2"></span>NOTES:

<span id="page-4-1"></span>8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

<span id="page-4-0"></span>9. Parts are 100% tested with a minimum operating voltage of 1.8V to a VOS limit of  $\pm 15\mu$ V.

## **Typical Performance Curves**  $v_+ = 5V$ ,  $V_ - = 0V$ ,  $V_{CM} = 2.5V$ ,  $R_L = Open$ .





FIGURE 3. AVERAGE INPUT OFFSET VOLTAGE vs SUPPLY VOLTAGE FIGURE 4. V<sub>OS</sub> vs TEMPERATURE, V<sub>S</sub> = ±1.0V, V<sub>IN</sub> = 0V, R<sub>L</sub> = INF

# Typical Performance Curves  $v_+=v, v_-=o v, v_{CM}=2.5V, R_L=Open.$  (Continued)



FIGURE 5.  $V_{OS}$  vs TEMPERATURE,  $V_S = \pm 2.5V$ ,  $V_{IN} = 0V$ ,  $R_L = INF$  FIGURE 6.  $I_B$ + vs SUPPLY VOLTAGE vs TEMPERATURE



FIGURE 7. I<sub>B</sub>- vs SUPPLY VOLTAGE vs TEMPERATURE FIGURE 8. IOS vs SUPPLY VOLTAGE vs TEMPERATURE











FIGURE 9. AVERAGE SUPPLY CURRENT vs SUPPLY VOLTAGE FIGURE 10. MIN/MAX SUPPLY CURRENT vs TEMPERATURE,  $V_S = \pm 0.8V$ ,  $V_{IN} = 0V$ ,  $R_L = INF$ 

# Typical Performance Curves  $v_+=5V, V_-=0V, V_{CM}=2.5V, R_L=0$ pen. (Continued)













<span id="page-6-0"></span>FIGURE 12. INPUT NOISE VOLTAGE 0.01Hz TO 10Hz





### **Typical Performance Curves**  $v_+ = 5V$ ,  $V_- = 0V$ ,  $V_{CM} = 2.5V$ ,  $R_L =$  Open. (Continued)







FIGURE 19. GAIN vs FREQUENCY vs FEEDBACK RESISTOR VALUES R<sub>f</sub>/R<sub>g</sub>



FIGURE 21. FREQUENCY RESPONSE vs CLOSED LOOP GAIN FIGURE 22. GAIN vs FREQUENCY vs SUPPLY VOLTAGE











# **Typical Performance Curves**  $v_+ = 5V$ ,  $V_- = 0V$ ,  $V_{CM} = 2.5V$ ,  $R_L =$  Open. (Continued)





FIGURE 23. GAIN vs FREQUENCY vs C<sub>L</sub> FIGURE 24. CMRR vs FREQUENCY, V<sub>S</sub> = 5V



FIGURE 25. PSRR vs FREQUENCY,  $V_S = 5V$  FIGURE 26. CMRR vs FREQUENCY,  $V_S = 1.6V$ 







 $V + = ±2.5V$ 

**LARGE SIGNAL (V)**

LARGE SIGNAL (V)

**0**

**0.2 0.4**

**0.6**

**0.8**

**1.0**

**1.2**

# **Typical Performance Curves**  $v_+ = 5V$ ,  $V_- = 0V$ ,  $V_{CM} = 2.5V$ ,  $R_L =$  Open. (Continued)









**TIME (µs)**

**V+ = 5V RL = 100k**  $A_V = 1$ **CL = 3.7pF VOUT = 1VP-P**

**0 10 20 30 40 50 60 70 80 90 100**

FIGURE 31. LARGE SIGNAL STEP RESPONSE (1V) FIGURE 32. SMALL SIGNAL STEP RESPONSE (100mV)



FIGURE 33. V<sub>OUT</sub> HIGH vs TEMPERATURE, R<sub>L</sub> = 10k, V<sub>S</sub> = 5V FIGURE 34. V<sub>OUT</sub> LOW vs TEMPERATURE, R<sub>L</sub> = 10k, V<sub>S</sub> = 5V



### **Typical Performance Curves**  $v_+ = 5V$ ,  $V_- = 0V$ ,  $V_{CM} = 2.5V$ ,  $R_L =$  Open. (Continued)



FIGURE 35.  $V_{OH}$ ,  $V_{OL}$  vs  $I_{OUT}$ ,  $V_S = \pm 2.5V$ 

# Applications Information

#### <span id="page-10-1"></span>Functional Description

The ISL28133 uses a proprietary chopper-stabilized architecture shown in the ["Block Diagram" on page 2](#page-1-3). The ISL28133 combines a 400kHz main amplifier with a very high open loop gain (174dB) chopper stabilized amplifier to achieve very low offset voltage and drift (2µV, 0.02µV/°C typical) while consuming only 18µA of supply current per channel.

This multi-path amplifier architecture contains a time continuous main amplifier whose input DC offset is corrected by a parallel-connected, high gain chopper stabilized DC correction amplifier operating at 100kHz. From DC to ~5kHz, both amplifiers are active with DC offset correction and most of the low frequency gain is provided by the chopper amplifier. A 5kHz crossover filter cuts off the low frequency amplifier path leaving the main amplifier active out to the 400kHz gain-bandwidth product of the device.

The key benefits of this architecture for precision applications are very high open loop gain, very low DC offset, and low 1/f noise. The noise is virtually flat across the frequency range from a few mHz out to 100kHz, except for the narrow noise peak at the amplifier crossover frequency (5kHz).

### Rail-to-rail Input and Output (RRIO)

The RRIO CMOS amplifier uses parallel input PMOS and NMOS that enable the inputs to swing 100mV beyond either supply rail. The inverting and non-inverting inputs do not have back-to-back input clamp diodes and are capable of maintaining high input impedance at high differential input voltages. This is effective in eliminating output distortion caused by high slew-rate input signals.

The output stage uses common source connected PMOS and NMOS devices to achieve rail-to-rail output drive capability with 17mA current limit and the capability to swing to within 20mV of either rail while driving a  $10k\Omega$  load.

### IN+ and IN- Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. For applications where either input is expected to exceed the rails by 0.5V, an external series resistor must be used to ensure the input currents never exceed 20mA (see Figure [36](#page-10-0)).



FIGURE 36. INPUT CURRENT LIMITING

### <span id="page-10-0"></span>Layout Guidelines for High Impedance Inputs

To achieve the maximum performance of the high input impedance and low offset voltage of the ISL28133 amplifiers, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface moisture and provide a humidity barrier, reducing parasitic resistance on the board.

### <span id="page-10-2"></span>High Gain, Precision DC-Coupled Amplifier

The circuit in Figure [37](#page-11-0) implements a single-stage, 10kV/V DC-coupled amplifier with an input DC sensitivity of under 100nV that is only possible using a low VOS amplifier with high open loop gain. This circuit is practical down to 1.8V due to it's rail-to-rail input and output capability. Standard high gain DC amplifiers operating from low voltage supplies are not practical at these high gains using typical low offset precision op amps because the input offset voltage and temperature coefficient consume most of the available output voltage swing. For example, a typical precision amplifier in a gain of 10kV/V with a  $±100\mu$ V V<sub>OS</sub> and a temperature coefficient of 0.5 $\mu$ V/°C would produce a DC error at the output of >1V with an additional 5mV°C of temperature dependent error. At 3V, this DC error



consumes > 30% of the total supply voltage, making it impractical to measure sub-microvolt low frequency signals.

The  $\pm 8\mu$ V max V<sub>OS</sub> and 0.075 $\mu$ V/ $\degree$ C of the ISL28133 produces a temperature stable maximum DC output error of only ±80mV with a maximum temperature drift of 0.75mV/°C. The additional benefit of a very low 1/f noise corner frequency and some feedback filtering enables DC voltages and voltage fluctuations well below 100nV to be easily detected with a simple single stage amplifier.



<span id="page-11-0"></span>FIGURE 37. HIGH GAIN, PRECISION DC-COUPLED AMPLIFIER

#### <span id="page-11-4"></span>Long Term V<sub>OS</sub> Drift

Figure [38](#page-11-1) shows a plot of daily  $V_{OS}$  drift measurements of 30 individual ISL28133 amplifiers over a continuous 572 day period at +25°C. The 30 units were connected in a gain of 10k, mounted on a single PC board and kept at room temp. The 30 amplifier outputs were measured daily by a DVM and scanner under computer control. The daily  $V_{OS}$  measurements were subtracted from the initial  $V_{OS}$  value to calculate the  $V_{OS}$  shift. The test board was powered from a UPS to maintain uninterrupted power to the test units. Three instances of lost measurement data ranging from 2 days to 2 weeks due to power loss to the measurement scanner were detected, and data were interpolated.



<span id="page-11-1"></span>FIGURE 38. LONG TERM DRIFT (V<sub>OS</sub> vs TIME) FOR 30 UNITS

The change in amplifier  $V_{OS}$  over the 572 day period for all 30 amplifiers (see Figure [39](#page-11-2)) was less than ±100nV, and no clear V<sub>OS</sub> long term drift trend was evident in the data. The excellent long term drift performance is a result of the chopper amplifier's ability to measure and correct  $V_{OS}$  errors, leaving only the  $V_{OS}$ error contribution due to changes in the long term stability of the external components (see Figure [40\)](#page-11-3).



<span id="page-11-2"></span>FIGURE 39. LONG TERM DRIFT ( $V_{OS}$  vs TIME) FOR A SINGLE UNIT



FIGURE 40. LONG TERM DRIFT TEST CIRCUIT

#### <span id="page-11-3"></span>ISL28133 SPICE Model

Figure [41](#page-12-0) shows the SPICE model schematic and Figure [42](#page-13-0) shows the net list for the ISL28133 SPICE model. The model is a simplified version of the actual device and simulates important parameters such as noise, Slew Rate, Gain and Phase. The model uses typical parameters from the ISL28133. The poles and zeros in the model were determined from the actual open and closed-loop gain and phase response. This enables the model to present an accurate AC representation of the actual device. The model is configured for ambient temperature of  $+25^\circ$ C.

Figures [43](#page-14-0) through [50](#page-15-0) show the characterization vs simulation results for the Noise Density, Frequency Response vs Close Loop Gain, Gain vs Frequency vs CL and Large Signal Step Response (4V).



<span id="page-12-0"></span>FIGURE 41. SPICE CIRCUIT SCHEMATIC







.ends ISL28133

FIGURE 42. SPICE NET LIST

<span id="page-13-0"></span>

# Characterization vs Simulation Results



<span id="page-14-0"></span>FIGURE 43. CHARACTERIZED INPUT NOISE VOLTAGE DENSITY vs **FREQUENCY** 



FIGURE 44. SIMULATED INPUT NOISE VOLTAGE DENSITY vs **FREQUENCY** 



FIGURE 45. CHARACTERIZED FREQUENCY RESPONSE vs CLOSED LOOP GAIN



FIGURE 47. CHARACTERIZED GAIN vs FREQUENCY vs C<sub>L</sub> FIGURE 48. SIMULATED GAIN vs FREQUENCY vs C<sub>L</sub>



FIGURE 46. SIMULATED FREQUENCY RESPONSE vs CLOSED LOOP GAIN





# **Characterization vs Simulation Results (Continued)**







<span id="page-15-0"></span>FIGURE 50. SIMULATED LARGE SIGNAL STEP RESPONSE (4V)



# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.



# Package Outline Drawings

#### P5.064A

5 Lead Small Outline Transistor Plastic Package Rev 0, 2/10



**TOP VIEW**













**NOTES:**

- **Dimensions in ( ) for Reference Only. 1. Dimensions are in millimeters.**
- **Dimensioning and tolerancing conform to ASME Y14.5M-1994. 2.**
- **Dimension is exclusive of mold flash, protrusions or gate burrs. 3.**
- **Foot length is measured at reference to guage plane. 4.**
- **This dimension is measured at Datum "H". 5.**
- **Package conforms to JEDEC MO-178AA. 6.**



### *Small Outline Transistor Plastic Packages (SC70-5)*













**TYPICAL RECOMMENDED LAND PATTERN**

#### **P5.049**

**5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE**



#### NOTES:

1. Dimensioning and tolerances per ASME Y14.5M-1994.

- 2. Package conforms to EIAJ SC70 and JEDEC MO-203AA.
- 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength L measured at reference to gauge plane.
- 5. "N" is the number of terminal positions.
- 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip.
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

[For further information on a product, technology, the most](https://www.renesas.com/contact/)  up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Renesas Electronics](https://www.mouser.com/renesas): [ISL28133FEZ-T7](https://www.mouser.com/access/?pn=ISL28133FEZ-T7) [ISL28133FHZ-T7](https://www.mouser.com/access/?pn=ISL28133FHZ-T7) [ISL28133FHZ-T7A](https://www.mouser.com/access/?pn=ISL28133FHZ-T7A) [ISL28133FRUZ-T7](https://www.mouser.com/access/?pn=ISL28133FRUZ-T7)