

## Evaluating the **ADRF6521** Low Frequency to 3 GHz Dual VGA with Output Common-Mode and DC Offset Control

### FEATURES

**Standard single-ended interfacing**  
**Differential interfacing available**  
**Supply voltage(s) easily applied to test loop(s)**  
**Dual-supply capable**  
**Analog gain control applied to test loop**

### EVALUATION KIT CONTENTS

**ADRF6521-EVALZ evaluation board**

### EQUIPMENT NEEDED

**6 GHz signal generator**  
**6 GHz spectrum analyzer**  
**3-channel power supply**  
**Single-supply setup requires 250 mA on 1 channel**  
**Dual-supply setup requires 250 mA on 2 channels and**  
**capable of sinking current for the negative supply voltage**  
**Digital multimeter/voltmeter**  
**VNA**

### DOCUMENTS NEEDED

**ADRF6521 data sheet**

### GENERAL DESCRIPTION

This user guide describes the ADRF6521-EVALZ kit for the ADRF6521 dual-channel variable gain amplifier (VGA) and how to configure the evaluation board to evaluate the ADRF6521 in a single-ended and differential configuration.

The ADRF6521-EVALZ allows the user to test all the functions and features offered by the ADRF6521 including analog gain control, output common-mode control, and output dc offset control. Signal path traces are matched and are intuitively laid out on the four corners of the evaluation board, providing easy interfacing with other evaluation boards.

A full description and complete specifications for the ADRF6521 are provided in the ADRF6521 data sheet and must be consulted in conjunction with this user guide when using the evaluation board.

**TABLE OF CONTENTS**

Features .....	1	Evaluation Board Hardware.....	4
Evaluation Kit Contents.....	1	Setting Up the Evaluation Board.....	4
Equipment Needed.....	1	Evaluation Board Setup Options.....	5
Documents Needed.....	1	Evaluation Board Schematic and Artwork.....	7
General Description .....	1	Ordering Information.....	9
Revision History .....	2	Bill of Materials.....	9
Evaluation Board Photographs.....	3		

**REVISION HISTORY**

11/2020—Revision 0: Initial Version

EVALUATION BOARD PHOTOGRAPHS




Figure 1. Layout of the ADRF6521-EVALZ




Figure 2. Layout of the ADRF6521-EVALZ (Zoomed)

## EVALUATION BOARD HARDWARE

### SETTING UP THE EVALUATION BOARD

Setting up the ADRF6521-EVALZ for single-supply operation includes the following steps:

1. Connect a signal generator or vector network analyzer (VNA) to the Subminiature Version A (SMA) INM1\_SE connector (for the Channel 1 input) or to the SMA INP2\_SE connector (for the Channel 2 input).
2. Connect a spectrum analyzer or VNA to the SMA OPP1\_SE connector (for the Channel 1 output) or OPM2\_SE (for the Channel 2 output).
3. Connect a 5.0 V power supply capable of 250 mA to the red VPS test point.
4. Connect the red VNG test point to AGND.
5. Apply 0 V (minimum gain) to the VGN test point.
6. Check that all SMA connectors and test points are securely connected before using the ADRF6521-EVALZ.

### Power Up and Enable

Apply 5 V between the red VPS test point and one of the analog grounds to power up the ADRF6521. The AGND, AGND2, AGND3, AGND4, and AGND5 analog ground test points are shorted together.

The P2 header disables the ADRF6521. Pin 1 of the P2 header is a no connect, Pin 2 is connected to the PWD pin on the ADRF6521, and Pin 3 is connected to the negative supply pin, VNEG. Short Pin 2 and Pin 3 to disable the ADRF6521. Leave PWD floating to enable the ADRF6521. There is a 20 k $\Omega$  on-chip resistor to the VPOS pin, and a 30 k $\Omega$  on-chip resistor to the VNEG pin that creates a voltage divider that enables the device. Do not apply a higher voltage than VNEG + 3.3 V to PWD, or else damage may occur.

If the ADRF6521-EVALZ is connected and working properly, upon power-up, the evaluation board draws approximately 200 mA of bias current from the supply voltage at the VPS test point.

More information on power up and enable can be found in the ADRF6521 data sheet.

### Inputs and Outputs

The ADRF6521-EVALZ is set up in a single-ended configuration for easy evaluation and testing with 50  $\Omega$  test equipment. For use of Channel 1 on the ADRF6521, use the INM1\_SE SMA connector for the input and the OPP1\_SE SMA connector for the output. On Channel 2 on the ADRF6521, use INP2\_SE and OPM2\_SE.

The evaluation board can convert to a differential configuration for convenient interfacing to differential I/Q demodulators and analog-to-digital converters (ADCs) on the ADRF6521 inputs and outputs, respectively. See the Evaluation Board Setup Options section for more information.

### Gain Control

The ADRF6521 has only analog gain control, achieved by applying a voltage between 0 V (minimum gain) and 1.5 V (maximum gain) to the red VGN test point. VGN controls the variable gain amplifiers for both Channel 1 and Channel 2.

### Output DC Offset Control

The ADRF6521 has two output dc offset control pins, one for each channel. Apply a 750 mV  $\pm$  450 mV voltage to the OFS1 and/or OFS2 white test points to control the output dc offsets for Channel 1 and Channel 2, respectively. Left open, OFS1 and OFS2 are pulled to ground with an on-chip 5 k $\Omega$  resistor. When the OFS1 and OFS2 points are pulled to ground, the output dc offset voltage rails to its negative maximum value, which is the OPP1 and OPP2 pins set to approximately 350 mV below the common-mode, while the OPM1 and OPM2 pins are set approximately 350 mV above the common mode. OFS1 and OFS2 must be driven externally for the ADRF6521 output dc offset circuit to operate properly.

The nominal output dc offset control range is shown in Table 1 and is calculated as follows:

$$\text{Output DC Offset} = V_{DC\_OPP_x} - V_{DC\_OPM_x}$$

where:

$V_{DC\_OPP_x}$  is the dc voltage on the OPP1 pin or the OPP2 pin.

$V_{DC\_OPM_x}$  is the dc voltage on the OPM1 pin or the OPM2 pin.

**Table 1. Applied  $V_{OFS_x}$  Voltage to Output DC Offset**

$V_{OFS_x}$ (V)	Output DC Offset (mV)
1.2	+400
0.3	-400

The  $x = 1$  or  $2$  in Table 1. Greater output dc offsets are possible, but linearity may suffer depending on the magnitude of the signal.

### Output Common-Mode Control

The ADRF6521 output common-mode voltage defaults to  $(VPOS + VNEG)/2$  when VOVM is not loaded or driven. Apply a  $\pm 200$  mV (nominal) voltage around  $(VPOS + VNEG)/2$  to the white VOVM test point to change the voltage. With a single-supply of 5 V, the nominal output common-mode voltage is 2.5 V, with a range of 2.3 V to 2.7 V.

**Table 2. Applied VOVM Voltage to Output Common Mode**

VOVM (V)	Output Common Mode (V)	Min/Max
$(VPOS + VNEG)/2 - 0.3$ V	$(VPOS + VNEG)/2 - 0.3$ V	Min
$(VPOS + VNEG)/2 + 0.3$ V	$(VPOS + VNEG)/2 + 0.3$ V	Max

### P1 Header

The ADRF6521-EVALZ has a 100 mil header that is connected to the following ADRF6521 pins directly:

- VPOS
- VNEG
- COMM (analog ground)
- VGN

- VOXM
- OFS1
- OFS2

The P1 header also provides access for measuring the dc voltage on each output pin via 10 kΩ resistors. These measurement nodes are named in the following list:

- OPP1\_SENSE
- OPM1\_SENSE
- OPP2\_SENSE
- OPM2\_SENSE

To control the power-down function of the device via P1, R13 must be populated as a 0 Ω, 0402 resistor. See Figure 7 for the exact connections to the pins on P1.

**EVALUATION BOARD SETUP OPTIONS**

**Differential Signal Path Setup**

The ADRF6521-EVALZ comes configured as single-ended. The ADRF6521-EVALZ allows users to operate the ADRF6521 with differential inputs and/or outputs.

To configure the Channel 1 input for differential operation, perform the following sequence:

1. Depopulate R2, R4, and R6.
2. Populate R30, R32, and R34.

To configure the Channel 2 input for differential operation, perform the following sequence:

1. Depopulate R3, R5, and R7.
2. Populate R31, R33, and R35.




Figure 3. Layout of Channel 1 Input Showing Pad Locations




Figure 4. Layout of Channel 2 Input Showing Pad Locations

To configure the Channel 1 output for differential operation, perform the following sequence:

1. Depopulate R8, R23, and R25.
2. Populate R36, R37, and R40.

To configure the Channel 2 output for differential operation, perform the following sequence:

1. Depopulate R22, R24, and R26.
2. Populate R38, R39, and R41.

On the ADRF6521-EVALZ, choosing C11 and C12 to be equal to 1 μF sets the high pass corner to 60 Hz.




Figure 5. Layout of Channel 1 Output Showing Pad Locations




Figure 6. Layout of Channel 2 Output Showing Pad Locations

### Loss and Gain of the Input and Output Networks

The ADRF6521-EVALZ has Mini-Circuits TCM2-43X+2:1 baluns (T1 and T2) on the input signal paths. Ideally, because the baluns are a 2:1 ratio, the voltage signal level must be approximately 3 dB larger on the differential side of the balun and there is no power loss. However, the baluns have approximately 1.6 dB of insertion loss at 500 MHz. Therefore, the effective voltage gain must be about 1.4 dB from the SMA connectors to the respective input pins of the ADRF6521.

The output signal paths have the same 2:1 baluns as the inputs do (T3 and T4), and have 43  $\Omega$  series resistors: R14, R15, R16, and R17. The series resistors are lossy. From the output pins of the ADRF6521 to the OPP1\_SE or OPM2\_SE SMA connectors, the voltage and power of the signal attenuates by approximately 9.8 dB and 4.3 dB, respectively.

Users must account for the losses of the input and output networks when applying signals on the input SMA connectors (INM1\_SE and INP2\_SE) and measuring signals on the output SMA connectors (OPP1\_SE and OPM2\_SE).

### DC Coupling

The input of the ADRF6521 is self biased at  $(VPOS + VNEG)/2$ . If dc coupling on the input is required using the evaluation board, ensure that the common mode of the previous stage matches the input common mode of  $(VPOS + VNEG)/2$  of the ADRF6521. On a single-supply setup of 5 V, the common-mode voltage is 2.5 V. To dc couple the input of the ADRF6521-EVALZ, configure the input path for differential operation (see the Differential Signal Path Setup section), and do the following:

- For Channel 1, replace C1 and C2 with 0  $\Omega$ , 0402 resistors.
- For Channel 2, replace C3 and C4 with 0  $\Omega$ , 0402 resistors.

The output of the ADRF6521 is nominally self biased to  $(VPOS + VNEG)/2$  when VPCM is floating and OFSx is driven to 0.75 V (the OFSx pins must be driven for the ADRF6521 to operate properly). To dc couple the output of the ADRF6521-EVALZ, configure the output path for differential operation (see the Differential Signal Path Setup section), and do the following:

- For Channel 1, replace C25 and C26 with 0  $\Omega$ , 0402 resistors.
- For Channel 2, replace C27 and C28 with 0  $\Omega$ , 0402 resistors.

### Input Networks

The ADRF6521-EVALZ comes from the factory with the ADRF6521 impedance matched to a 50  $\Omega$  source impedance presented by the signal generator or VNA via the T1 and T2 baluns. The 50  $\Omega$  source impedance is transformed to 100  $\Omega$  via the 2:1 baluns and presented to the 100  $\Omega$  input impedance of the ADRF6521.

### Output Networks

The ADRF6521-EVALZ comes from the factory with the output loaded with 186  $\Omega$  differential, which is technically mismatched from the low 14  $\Omega$  output impedance of the ADRF6521 output buffers. This loading is achieved with the T3 and T4 baluns as well as the 43  $\Omega$  series resistors, R14, R15, R16, and R17. These resistors serve as back termination resistors that sit as close to the ADRF6521 output pins as possible to minimize peaking, and are intended to match the ADRF6521 to a pair of 50  $\Omega$  transmission lines.

### Single Supply vs. Dual Supply

The ADRF6521 has two supply pins: a positive supply pin, VPOS, and a negative supply pin, VNEG (these are connected to the VPS and VNG test points, respectively). The voltage applied to these pins must always satisfy the following conditions:

- $VPOS - VNEG \leq 5 \text{ V}$
- $VNEG \leq \text{COMM (ground)} \leq VPOS$
- $2.5 \text{ V} \leq VPOS \leq 5 \text{ V}$
- $-2.5 \text{ V} \leq VNEG \leq 0 \text{ V}$

For single-supply operation, connect the VPS red test point to an allowable voltage (nominally 5 V), and connect the VNG red test point to AGND.

For dual-supply operation, connect the VPS test point to the desired positive voltage, and connect the VNG test point to the desired negative voltage, ensuring that all aforementioned voltage supply conditions are followed. A common supply configuration is  $VPS = +2.5 \text{ V}$  and  $VNG = -2.5 \text{ V}$ . Note that this setup sets the nominal output common-mode voltage to 0 V if VPCM is undriven.

EVALUATION BOARD SCHEMATIC AND ARTWORK






Figure 7. ADRF6521-EVALZ Main Schematic



24783-008

Figure 8. ADRF6521-EVALZ Silkscreen, Top View



24783-009

Figure 9. ADRF6521-EVALZ Silkscreen, Bottom View



## ORDERING INFORMATION

### BILL OF MATERIALS

Table 3. ADRF6521-EVALZ Bill of Materials (Installed)

Reference Designator	Description	Part Number	Manufacturer
U1	IC, dual VGAs with output common mode and dc offset control	ADRF6521-ACPZ	Analog Devices, Inc.
C1, C2, C3, C4, C5, C6, C7, C18, C19, C20, C21, C22, C23, C25, C26, C27, C28	Ceramic capacitors X7R 0402, general-purpose, 0.1 $\mu$ F	C0402C104J4RACTU	KEMET
C8, C9, C10, C13, C14, C15, C16, C17, C24	Ceramic capacitors C0G, 0402, 100 pF	500R07N101JV4T	Johanson Dielectrics
C11, C12	Ceramic capacitors, X5R	CL05A105MO5NNNC	Samsung
C29, C30	Ceramic capacitors, high multilayer, X7R	UMK107AB7105KA-T	Taiyo Yuden
R1	Resistor, high power thick film chip, 1206, 0 $\Omega$	CRCW12060000Z0EAHP	Vishay
R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R22, R23, R24, R25, R26, R57, R58, R59, R60	Resistor chips, thick films, SMD jumper, R0402, 0 $\Omega$	RMCF0402ZT0R00	Stackpole Electronics, Inc.
R14, R15, R16, R17	Resistors, film chip, R0402, 43 $\Omega$	CR10B430JT	MULTICOMP (SPC)
R18, R19, R20, R21	Resistors, thick film chip, R0402, 10 k $\Omega$	CRCW040210K0FKED	VISHAY
P1	20-position header connector, male, 0.100"	TSW-110-08-G-D	Samtec
P2	3-position header connector, male, 0.100"	TSW-103-08-G-S	Samtec
P3	2-position header connector, 0.100"	TSW-102-08-G-S	Samtec
T1 to T4	RF balun, 10 MHz to 4 GHz, 1:2	TCM2-43X+	Mini Circuits
INM1_SE, INM2, INP1, INP2_SE, OPM1, OPM2_SE, OPP1_SE, OPP2	SMA connector jacks, 50 $\Omega$ , end launch, female receptacle	142-0701-851	Cinch
VGN, VNG, VPS	Connector PCB test point, red	TP-104-01-02	Components Corporation
OFS1, OFS2, VOVM	Connector PCB test point, white	TP-104-01-09	Components Corporation
AGND, AGND2, AGND3, AGND4, AGND5	Connector PCB test point, black	TP-104-01-00	Components Corporation

Table 4. ADRF6521-EVALZ Bill of Materials (Not Installed)

Reference Designator	Description	Part Number	Manufacturer
R13, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41	Resistor chips, SMD jumper, 0 $\Omega$	RMCF0402ZT0R00	Stackpole Electronics, Inc.
R53, R54, R55, R56	Resistor thin film chip, 0603, 250 $\Omega$	PLT0603Z2500AST5	VISHAY

Table 5. ADRF6521-EVALZ Bill of Materials (Mechanical Parts)

Reference Designator	Description	Part Number	Manufacturer
Not Applicable (Installed on P2)	Socket, two-position, 0.100" pitch, connector shunt (see the Power Up and Enable section for instructions)	SNT-100-BK-G	Samtec

## NOTES

**ESD Caution**

**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

**Legal Terms and Conditions**

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you ("Customer") and Analog Devices, Inc. ("ADI"), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term "Third Party" includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED "AS IS" AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER'S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI'S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS (\$100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[ADRF6521-EVALZ](#)