

#### **ADPL62933**

## Nanopower µP Supervisor with Manual Reset and Watchdog Timer

### **General Description**

The ADPL62933 is an ultra-low-current (200nA, typ) microprocessor ( $\mu P$ ) supervisory circuit that combines voltage monitoring, watchdog timer, and manual reset input functions in a 5- pin SOT23 package. This device asserts a reset signal whenever the monitored voltage drops below the factory-trimmed reset threshold voltage, manual reset is asserted, or the watchdog timer expires. The reset output remains asserted for a minimum timeout period after  $V_{CC}$  rises above the reset threshold and manual reset is deasserted. Factory-trimmed reset threshold voltages are offered from +1.575V to +4.625V in approximately 100mV increments (see the <u>Table 1</u>). Each device is offered with six minimum reset timeout options, ranging from 10ms to 1200ms.

The ADPL62933 offers a watchdog timer that monitors activity at the WDI input to prevent code execution errors. It also offers watchdog timeout options of 3.3s or 209s (typ). Open-drain, active-low reset outputs is available.


### **Applications**

- Portable/Battery-Powered Equipment
- PDAs/Cell Phones
- MP3 Players/Pagers
- Glucose Monitors/Patient Monitors

#### **Features**

- Ultra-Low 170nA (typ) Supply Current
- Reset Thresholds from +1.575V to +4.625V in Approximately 100mV Increments
- Six Minimum Reset Timeout Period Options from 10ms to 1200ms
- Manual Reset Option
- Watchdog Timer Option
- Immune to Short Vcc Transients
- Guaranteed Reset Valid to V<sub>CC</sub> = +1.1V
- Open-Drain RESET Output
- No External Components
- Small 5-Pin SOT23 Package

### **Typical Operating Circuit**



Ordering Information appears at end of data sheet.

## **TABLE OF CONTENTS**

General Description	1
Applications	1
Features	
Typical Operating Circuit	1
Absolute Maximum Ratings	
Package Information	
Electrical Characteristics	5
Typical Operating Characteristics	7
Pin Configurations	
Pin Descriptions	9
Functional Diagrams	10
Detailed Description	12
RESET Output	12
Manual Reset Input	12
Watchdog Input	
Applications Information	
Transient Immunity	13
Interfacing to Other Voltages for Logic Compatibility	13
Watchdog Software Considerations	13
Typical Application Circuits	
Oude vise at late was atticated	4.7

## ADPL62933

## **Absolute Maximum Ratings**

V <sub>CC</sub> , Open-Drain RESET to GND0.3V to +6.0V	Operating Temperature Range40°C to +85°C
MR, WDI0.3V to (V <sub>CC</sub> + 0.3V)	Junction Temperature+150°C
Input Current, Output Current (all pins)±20mA	Storage Temperature Range65°C to +150°C
Continuous Power Dissipation (T <sub>A</sub> = +70°C) 5-Pin SOT23	Lead Temperature (soldering, 10s)+300°C
(derate 7.1mW/°C above +70°C)571mW	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Information**

Package Code	U5+2
Outline Number	<u>21-0057</u>
Land Pattern Number	<u>90-0174</u>

For the latest package outline information and land patterns (footprints), go to <a href="http://www.analog.com/packages">http://www.analog.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="http://www.analog.com/thermal-tutorial">http://www.analog.com/thermal-tutorial</a>.

#### **Electrical Characteristics**

 $(V_{CC} = 1.7V \text{ to } 5.5V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified. Typical values are at } V_{CC} = 2.5V, T_A = +25^{\circ}\text{C.})$  (Note 1)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
Supply Voltage	V <sub>CC</sub>	Reset output is guaranteed to be in a known state		1.1		5.5	V	
capp., remage		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	;	1.7		5.5	,	
		V <sub>CC</sub> > V <sub>TH</sub> , no	V <sub>CC</sub> = 5.0V		220	410	nA	
Supply Current	Icc	load, reset output deasserted ( <u>Note</u> <u>2</u> )	V <sub>CC</sub> = 3V		200	390		
		V <sub>CC</sub> < V <sub>TH</sub> , no load	reset output		7	15	μA	
V <sub>CC</sub> Reset Threshold	V <sub>TH</sub>	V <sub>CC</sub> falling (see <u>Tab</u>	<u>le 1</u> )	V <sub>TH</sub> - 3%	V <sub>TH</sub>	V <sub>TH</sub> + 3%	V	
Reset Threshold Hysteresis	V <sub>HYST</sub>	Reset asserted to re	set deasserted		0.5		%V <sub>TH</sub>	
			D1	10	15	25		
			D2	40	60	80		
	4	$V_{CC} = V_{TH} +$	D3	150	225	300	ms	
Reset Timeout Period	t <sub>RP</sub>	150mV ( <i>Figure 13</i> and <i>Figure 14</i> )	D4	1200	1800	2400		
		and <u>rigare 14</u> )	D5	300	450	600		
			D6	600	900	1200	Ms	
V <sub>CC</sub> to Reset Delay	t <sub>RD</sub>	V <sub>CC</sub> falling from (V <sub>T</sub> 100mV) at 10mV/µs	V <sub>CC</sub> falling from (V <sub>TH</sub> + 100mV) to (V <sub>TH</sub> - 100mV) at 10mV/us		40		μs	
		V <sub>CC</sub> ≥ 1.1V, I <sub>SINK</sub> = RESET asserted, TA				0.3		
RESET Output Voltage	V <sub>OL</sub>	V <sub>CC</sub> ≥ 1.2V, I <sub>SINK</sub> = 100 RESET asserted	100μA,			0.3	V	
		V <sub>CC</sub> ≥ 2.12V, I <sub>SINK</sub> RESET asserted	CC ≥ 2.12V, I <sub>SINK</sub> = 1.2mA,			0.3		
Open-Drain RESET Leakage Current	I <sub>LKG</sub>	RESET deasserted				30	nA	
MANUAL RESET INPUT								
MR Input Voltage	V <sub>IH</sub>			0.8 x V <sub>CC</sub>			V	
wit input voltage	V <sub>IL</sub>					0.2 x V <sub>CC</sub>	V	
MR Minimum Pulse Width	t <sub>MPW</sub>			1			μs	
MR Glitch Rejection					200		ns	
MR to Reset Delay	t <sub>MRD</sub>				250		ns	
MR Pullup Resistance				5	10	20	kW	
WATCHDOG TIMER								
W/DL Innut V-It-	V <sub>IH</sub>			0.8 x V <sub>CC</sub>				
WDI Input Voltage	V <sub>IL</sub>					0.2 x V <sub>CC</sub>		
WDI Input Current		WDI = GND or V <sub>CC</sub>				20	nA	
WDI Pulse Width	t <sub>WDI</sub>	( <u>Note 3</u> )		150			ns	

 $(V_{CC} = 1.7V \text{ to } 5.5V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified. Typical values are at } V_{CC} = 2.5V, T_A = +25^{\circ}\text{C.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Watchdog Timeout	tur	S	1.5	3.3	7.75	_
Period	tWD	L	95	209	487	S

**Note 1:** Devices are tested at  $T_A = +25$ °C. Specifications for  $T_A = -40$ °C to +85°C are guaranteed by design.

Note 2: The watchdog period is 1s with  $t_{RISE}$  and  $t_{FALL}$  < 50ns.

Note 3: Guaranteed by design.

## **Typical Operating Characteristics**

 $(V_{CC} = +2.5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 




Figure 1. Supply Current vs. Supply Voltage




Figure 3. Normalized Reset Timeout Period vs. Temperature




Figure 5. Maximum V<sub>cc</sub> Transient Duration vs. Reset Threshold Overdrive




Figure 2. Supply Current vs. Temperature




Figure 4. Normalized Watchdog Timeout Period vs.
Temperature




Figure 6. Normalized Reset Threshold Voltage vs. Temperature






Figure 7. Vcc To Reset Delay vs. Temperature




Figure 9. Supply Current vs. Watchdog Switching Frequency




Figure 11. Manual Reset Delay




Figure 8. Output Low Voltage vs. Sink Current





Figure 10. Vcc To Reset Delay

## **Pin Configurations**



## **Pin Descriptions**

PIN	NAME	FUNCTION
ADPL62933	INAIVIE	FUNCTION
1	RESET	Active-Low Open-Drain Reset Output. RESET transitions from high to low when V <sub>CC</sub> drops below the selected reset threshold, MR is pulled low, or the watchdog timer expires. RESET remains low for the reset timeout period after V <sub>CC</sub> exceeds the device reset threshold, MR deasserts, or after the watchog timer expires. Open-drain RESET outputs require an external pullup resistor.
2	GND	Ground.
3	MR	Active-Low Manual Reset Input. Drive $\overline{\text{MR}}$ low to initiate a reset. The reset output remains asserted while $\overline{\text{MR}}$ is held low and for the reset timeout period after MR transitions high. Leave $\overline{\text{MR}}$ unconnected or connect to $V_{CC}$ if unused. MR is internally pulled up to $V_{CC}$ through 10kW.
4	WDI	Watchdog Input. If WDI remains high or low for longer than the watchdog timeout period, the internal watchdog timer expires, and a reset is triggered for the reset timeout period. The internal watchdog timer clears whenever reset is asserted, the manual reset is asserted, or WDI sees a rising or falling edge.
5	V <sub>CC</sub>	Supply Voltage. Input for $V_{CC}$ reset monitor. For noisy systems, bypass $V_{CC}$ with a $0.1\mu F$ capacitor to GND.

## **Functional Diagrams**




Figure 12. Functional Diagram




Figure 13. RESET Timing Relationship




Figure 14. Detailed Watchdog Input Timing Relationship

#### **Detailed Description**

#### **RESET Output**

A  $\mu$ P's reset input starts the  $\mu$ P in a known state. The ADPL62933  $\mu$ P supervisory circuits assert a reset to prevent code-execution errors during power-up, power-down, and brownout conditions. The ADPL62933 reset output is guaranteed to be valid for V<sub>CC</sub> down to 1.1V.

Whenever  $V_{CC}$  falls below the reset threshold, the reset output asserts low for  $\overline{RESET}$ . Once  $V_{CC}$  exceeds the reset threshold, an internal timer keeps the reset output asserted for the specified reset timeout period, then after this interval the reset output deasserts (see *Figure 13*).

#### **Manual Reset Input**

Many  $\mu P$ -based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. The ADPL62933 features an  $\overline{MR}$  input. A logic low on  $\overline{MR}$  asserts a reset. Reset remains asserted while MR is low and for the timeout period,  $t_{RP}$ , after  $\overline{MR}$  returns high. The devices provide an internal  $10k\Omega$  pullup from MR to Vcc. Leave  $\overline{MR}$  unconnected or connect to Vcc if unused.  $\overline{MR}$  can be driven with CMOS logic levels or with opendrain/collector outputs. Connect a normally open momentary switch from  $\overline{MR}$  to GND to implement a manual reset function; external debounce circuitry is not required. If  $\overline{MR}$  is driven by long cables or the device is used in a noisy environment, connect a  $0.1\mu F$  capacitor from  $\overline{MR}$  to GND to provide additional noise immunity.

#### Watchdog Input

The ADPL62933's watchdog timer circuitry monitors the  $\mu$ P's activity. If the  $\mu$ P does not toggle (low-to-high or high-to-low) the watchdog input (WDI) within the watchdog timeout period ( $t_{WDI}$ ), reset asserts for the reset timeout period ( $t_{RP}$ ). The internal timer is cleared when reset asserts, when manual reset is asserted, or by a rising or falling edge on WDI. The watchdog input detects pulses as short as 150ns. While reset is asserted the watchdog timer does not count. As soon as reset deasserts, the watchdog timer resumes counting (see *Figure 14*).

### **Applications Information**

#### **Transient Immunity**

In addition to issuing a reset to the  $\mu P$  during power-up, power-down, and brownout conditions, the ADPL62933 are relatively immune to short-duration supply transients, or glitches. The Maximum  $V_{CC}$  Transient Duration vs. Reset Threshold Overdrive graph in the Typical Operating Characteristics shows this relationship.

The area below the curve of the graph is the region in which these devices typically do not generate a reset pulse. This graph was generated using a falling pulse applied to  $V_{CC}$ , starting 100mV above the actual reset threshold,  $V_{TH}$ , and ending below this threshold (reset-threshold overdrive). As the magnitude of the transient increases, the maximum allowable pulse width decreases. Typically, a 100mV  $V_{CC}$  transient duration of 40µs or less does not cause a reset.

#### Interfacing to Other Voltages for Logic Compatibility

The open-drain  $\overline{\text{RESET}}$  output can be used to interface to a  $\mu\text{P}$  with other logic levels. As shown in  $\underline{\textit{Figure 15}}$ , the open-drain output can be connected to voltages from 0 to 5.5V. Generally, the pullup resistor connected to  $\overline{\text{RESET}}$  connects to the supply voltage that is being monitored at the IC's  $V_{\text{CC}}$  input. However, some systems use the open-drain output to level-shift from the monitored supply to reset circuitry powered by another supply voltage. Keep in mind that as the supervisor's  $V_{\text{CC}}$  decreases, so does the IC's ability to sink current at  $\overline{\text{RESET}}$ .




Figure 15. Interfacing with Other Voltage Levels




Figure 16. Watchdog Flow Diagram

#### **Watchdog Software Considerations**

One way to help the watchdog timer monitor software execution more closely is to set and reset the watchdog input at different points in the program, rather than pulsing the watchdog input high-low-high or low-high-low. This technique avoids a stuck loop, in which the watchdog timer would continue to be reset inside the loop, keeping the watchdog from timing out.

The <u>Figure 16</u> shows an example of a flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the beginning of every subroutine or loop, then set high again when the program returns to the beginning. If the program should hang in any subroutine, the problem would quickly be corrected, since the I/O is continually set low and the watchdog timer is allowed to time out, causing a reset or interrupt to be issued.

**Table 1. Threshold Suffix Guide** 

SUFFIX	Vo	c THRESHOLD FALLING		UNITS
SUFFIX	MIN	TYP	MAX	UNITS
46	4.486	4.625	4.764	
45	4.365	4.500	4.635	
44	4.244	4.375	4.506	
43	4.171	4.300	4.408	
42	4.074	4.200	4.429	
41	3.977	4.100	4.326	
40	3.880	4.000	4.120	
39	3.783	3.900	4.017	
38	3.686	3.800	3.914	
37	3.589	3.700	3.811	
36	3.492	3.600	3.708	
35	3.395	3.500	3.605	
34	3.298	3.400	3.502	
33	3.201	3.300	3.399	
32	3.104	3.200	3.296	
31	2.983	3.075	3.167	
30	2.910	3.000	3.090	V
29	2.837	2.925	3.013	
28	2.716	2.800	2.884	
27	2.619	2.700	2.781	
26	2.546	2.625	2.704	
25	2.425	2.500	2.575	
24	2.328	2.400	2.472	
23	2.244	2.313	2.382	
225	2.168	2.235	2.302	
22	2.122	2.188	2.254	
21	2.037	2.100	2.163	
20	1.940	2.000	2.060	
19	1.843	1.900	1.957	
18	1.746	1.800	1.854	
17	1.615	1.665	1.715	
16	1.528	1.575	1.622	


**Table 2. Watchdog Timeout** 

SUFFIX	WATCHDOG TIMEOUT PERIOD			
SUFFIX	MAX	UNITS		
S	1.5	3.3	7.75	
L	95	209	487	S

**Table 3. Reset Timeout Periods** 

TIMEOUT OPTION		RESET TIMEOUT	PERIODS	
TIMEOUT OPTION	MIN	TYP	MAX	UNITS
D1	10	15	25	
D2	40	60	80	
D3	150	225	300	
D4	1200	1800	2400	ms
D5	300	450	600	
D6	600	900	1200	

## **Typical Application Circuits**



## **Ordering Information**

PART†	TEMP RANGE	PIN-PACKAGE
ADPL62933UK29D3S+	-40°C to +85°C	5 SOT23-5
<b>ADPL62933</b> UK29D3S+T	-40°C to +85°C	5 SOT23-5
<b>ADPL62933</b> UKD+	-40°C to +85°C	5 SOT23-5
ADPL62933UKD+T	-40°C to +85°C	5 SOT23-5

†Insert reset threshold suffix (see Table 1, Threshold Suffix Guide) after UK. Insert the number corresponding to the desired reset timeout period (see Table 3, Reset Timeout Period) after D. Insert the letter corresponding to the desired watchdog timeout period (S or L, see Table 2) into the blank following the reset timeout period suffix.

**Note:** Sample stock is generally held on standard versions only (see Ordering Information). Standard versions have an order increment of 2500 pieces. Nonstandard versions have an order increment of 10,000 pieces. Contact factory for availability of nonstandard versions.

ADPL62933

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	01/24	Release to market intro	_

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADPL62933UK29D3S+T