

[ADAU1860/ADAU1860-1](https://www.analog.com/adau1860)

Three ADCs, One DAC, Low Power Codec with Audio DSPs

FEATURES

- ► Programmable FastDSP audio processing engine
	- ► Up to 768 kHz sample rate
	- ► Biquad filters, limiters, volume controls, mixing
- ► Tensilica HiFi 3z DSP core
	- ► Quad MAC per cycle: 24 × 24-bit multiplier and 64-bit accumulator
	- ► Flexible power operation mode: 24.576 MHz, 49.152 MHz, 73.728 MHz, and 98.304 MHz
	- ► 336 kB total memory
	- ► JTAG debug and trace
- ► Low latency, 24-bit ADCs and DAC
	- ► 106 dB SNR (signal through ADC with A-weighted filter)
	- ► 110 dB combined SNR (signal through DAC and headphone with A-weighted filter)
- ► Programmable double precision MAC engine for maximum 24 stage equalizer
- ► Serial port sample rates from 8 kHz to 768 kHz
- \triangleright 5 µs group delay (f_S = 768 kHz) analog in to analog out with FastDSP bypass (zero instructions)
- ► 3 differential or single-ended analog inputs, configurable as microphone or line inputs
- ► 8 digital microphone inputs
- ► Analog differential audio output, configurable as either line output or headphone drive
- ► 2 PDM output channels
- ► PLL supporting any input clock rate from 30 kHz to 36 MHz
- ► 4 channel asynchronous sample rate converters (ASRCs)
- ► 2, 16-channel serial audio ports supporting 1^2 S, left justified, right justified, or up to TDM16 (TDM12 in Turbo mode)
- ► 8 interpolators and 8 decimators with flexible routing
- ► Power supplies
	- ► Digital I/O IOVDD at 1.1 V to 1.98 V
	- ► Digital DVDD at 0.85 V to 1.21 V
	- ► Headphone HPVDD at 1.8 V typical
	- ► Headphone HPVDD_L at 1.2 V to HPVDD
- ► Control/communication interfaces
	- ► I ²C, SPI, or UART control ports
	- ► Master quad SPI (QSPI)
	- ► UART communication port
- ► Self-boot from QSPI flash
- ► Flexible GPIO and IRQ
- \triangleright 56-ball, 0.35 mm pitch, 2.980 mm \times 2.679 mm WLCSP

Rev. B

[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADAU1860 ADAU1860-1.pdf&product=ADAU1860 ADAU1860-1&rev=B)

[TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

APPLICATIONS

- ► Noise canceling handsets, headsets, and headphones
- ► Bluetooth active noise canceling (ANC) handsets, headsets, and headphones
- ► Personal navigation devices
- ► Digital still and video cameras
- ► Musical instrument effect processors
- ► Multimedia speaker systems
- ► Smartphones

GENERAL DESCRIPTION

The ADAU1860/ADAU1860-1 are codecs with three inputs and one output that incorporate two digital signal processors (DSPs). The path from the analog input to the DSP core to the analog output is optimized for low latency and is ideal for noise canceling earphones. With the addition of just a few passive components, the ADAU1860/ADAU1860-1 provide a complete earphone solution.

All specifications, functions, and features described in this data sheet are shared between the ADAU1860 and the ADAU1860-1. The ADAU1860 is only available for ordering by customers located in the People's Republic of China (PRC). The ADAU1860-1 is available for ordering by customers located outside of PRC.

Analog Devices is in the process of updating documentation to provide terminology and language that is culturally appropriate. This is a process with a wide scope and will be phased in as quickly as possible. Thank you for your patience.

TABLE OF CONTENTS

REVISION HISTORY

10/2021—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAM

Figure 1.

Master clock = 24.576 MHz, Hibernate 1 mode, serial input sample rate = 48 kHz, measurement bandwidth = 20 Hz to 20 kHz, word width = 24 bits, ambient temperature = 25° C, and outputs line loaded with 10 kΩ, unless otherwise noted.

ANALOG PERFORMANCE SPECIFICATIONS

Supply voltages: AVDD = HPVDD = IOVDD = 1.8 V, and DVDD = 0.9 V, unless otherwise noted.

Table 1. (Continued)

Table 1. (Continued)

Table 1. (Continued)

Table 1. (Continued)

¹ Dynamic range is the ratio of the sum of noise and harmonic power in the band of interest with a −60 dBFS signal present to the full-scale power level in decibels.

² SNR is the ratio of the sum of all noise power in the band of interest with no signal present to the full-scale power level in decibels.

³ 25°C with DAC_MORE_FILT, DAC_LPM enabled with A-weighted filter used.

CRYSTAL AMPLIFIER SPECIFICATIONS

Supply voltages: AVDD = IOVDD = 1.8 V, and DVDD = 0.9 V, unless otherwise noted.

DIGITAL INPUT AND OUTPUT SPECIFICATIONS

 -40° C < T_A < +85 $^{\circ}$ C, and IOVDD = 1.1 V to 1.98 V, unless otherwise noted.

Table 3.

POWER SUPPLY SPECIFICATIONS

Supply voltages: AVDD = HPVDD = IOVDD = 1.8 V and DVDD = 0.9 V, unless otherwise noted. PLL disabled, direct master clock. Digital input/output (I/O) lines loaded with 25 pF.

Table 4.

POWER-DOWN CURRENT

Supply voltages: AVDD = HPVDD = IOVDD = 1.8 V and DVDD = 0.9 V and was externally supplied. PLL and crystal oscillator was disabled and bypassed.

Table 5.

TYPICAL POWER CONSUMPTION

PLL bypassed with a master clock = 24.576 MHz (external oscillator). DVDD = 0.9 V, and AVDD = HPVDD = IOVDD = 1.8 V was supplied externally. Where applicable, ADC0 and ADC1 were run at 192 kHz, and ADC2 was run at 48 kHz. FastDSP™ was run at 192 kHz (biquad filters with 27-bit precision), and Tensilica DSP was run at 48 kHz. DAC was run at 192 kHz, and DAC LPM = 0. One serial port input and output, configured as a slave, with a headphone load of 32 Ω was used. The DAC headphone amplifier (HPAMP) was in normal voltage mode. Quiescent current had no signal.

In Table 6, ASRCI and ASRCO are the input and output ports of the asynchronous sample rate converters, FIFO is first in, first out, DMIC is the digital microphone, and PDM is the pulse density modulation.

Table 6.

Typical active noise cancelling (ANC) settings (phone call with ANC). Master clock = 24.576 MHz (external oscillator and PLL bypassed). DVDD = 0.9 V, and AVDD = HPVDD = IOVDD = 1.8 V was supplied externally. The three ADCs were PGA enabled and configured for headphone input. The DAC was configured for differential headphone operation, and the DAC output was loaded with 32 Ω, and DAC LPM = 0. One serial port input and output, configured as slave, was used. One input and three output ASRCs were used. FastDSP was run at 24.576 MHz, 32 instructions (biquad filters with 27-bit precision) at 192 kHz. Tensilica DSP was bypassed, quiescent current had no signal, and the input signal level was –15 dBFS.

Table 7.

DIGITAL FILTERS

Table 8.

DIGITAL TIMING SPECIFICATIONS

 -40° C < T_A < +85°C, IOVDD = 1.1 V to 1.8 V, and DVDD = 0.9 V to 1.1 V, unless otherwise noted.

Table 9.

Table 9. (Continued)

Table 9. (Continued)

¹ Stereo, 16 bit per channel only at 768 kHz.

² Measured when IOVDD = 1.8 V house temperature.

³ Digital microphone clock rise and fall times are measured at 2 mA drive strength with 25 pF load.

Digital Timing Diagrams

Figure 2. Serial Input Port Timing Diagram

Figure 4. SPI Port Timing Diagram

Figure 5. I2C Port Timing Diagram

Figure 6. Digital Microphone Timing Diagram

Figure 7. PDM Output Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 10.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

θ_{JA} and $θ$ _{JC} are determined according to JESD-51-9 on a 4-layer PCB with natural convection cooling.

Table 11. Thermal Resistance

¹ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with two thermal vias. See JEDEC JESD-51.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

ESD Ratings for the ADAU1860/ADAU1860-1

Table 12. ADAU1860/ADAU1860-1, 56-Ball WLCSP

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 8. Pin Configuration (Top View)

Table 13. Pin Function Descriptions

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 13. Pin Function Descriptions (Continued)

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 13. Pin Function Descriptions (Continued)

¹ D_IO means digital input/output, PWR means power, A_OUT means analog output, D_IN means digital input, and A_IN means analog input.

Figure 9. Frequency Response, f^S = 48 kHz, −20 dBV Input, Signal Path = AINxx to SDATAO_x, Differential Mode, No PGA

Figure 10. Frequency Response, f^S = 48 kHz, −20 dBV Input, Signal Path = AINxx to SDATAO_x, Single-End Mode, No PGA

Figure 11. Frequency Response, f^S = 48 kHz, Signal Path = AINxx to SDATAO_x, Differential Mode, Output Relative to PGA Gain Settings (0 dB, 10 dB, and 24 dB), ADCx_FCOMP Off

Figure 12. Frequency Response, f^S = 48 kHz, Signal Path = AINxx to SDATAO_x, Single-End Mode, Output Relative to PGA Gain Settings (0 dB, 10 dB, and 24 dB), ADCx_FCOMP Off

Figure 13. Fast Fourier Transform (FFT), No Signal, f^S = 48 kHz, Signal Path = AINxx to SDATAO_x, Differential Mode, No PGA, and 10 dB PGAx_GAIN

Figure 14. FFT, −1 dBV Input, −1 dBFS Output, f^S = 48 kHz, Signal Path = AINxx to SDATAO_x, Differential Mode, No PGA

Figure 15. THD + N Level vs. Amplitude, f^S = 48 kHz, Signal Path = AINxx to SDATAO_x

Figure 16. Frequency Response, f^S = 48 kHz, Signal Path = SDATAI_x to PDM Output

Figure 17. FFT, No Signal, f^S = 48 kHz Throughout, Signal Path = SDATAI_x to FastDSP to PDM Output

Figure 18. FFT, −7 dBFS, f^S = 48 kHz Throughout, Signal Path = SDATAI_x to FastDSP to PDM Output

Figure 19. PSRR, Signal Path = AINxx to SDATAO_x, f^S = 48 kHz, 100 mV p-p Ripple Input on AVDD, No PGA

Figure 20. PSRR, Signal Path = AINxx to SDATAO_x, f^S = 48 kHz, 100 mV p-p Ripple Input on AVDD, PGA = 0 dB

Figure 21. PSRR, Signal Path = AINxx to SDATAO_x, f^S = 48 kHz, 100 mV p-p Ripple Input on AVDD, PGA = 10 dB

Figure 22. PSRR, Signal Path = SDATAI_x to HPOUT, f^S = 48 kHz, 100 mV p-p Ripple Input on HPVDD or HPVDD_L (LDO Bypass)

Figure 23. FFT, No Signal, f^S = 48 kHz, Signal Path = SDATAI_x to HPOUT, Headphone Mode, Load = 32 Ω

Figure 24. FFT, No Signal, f^S = 48 kHz, Signal Path = SDATAI_x to the Output of the DAC Working in Line Output Mode (LOUT), Load = 10 kΩ

Figure 25. FFT, −1 dBFS, f^S = 48 kHz, Signal Path = SDATAI_x to the Output of the DAC Working in Headphone Mode (HPOUT), Load = 32 Ω

Figure 26. FFT, −1 dBFS, f^S = 48 kHz, Signal Path = SDATAI_x to LOUT, Line Output Mode, Load = 10 kΩ

Figure 28. FFT, No Signal, f^S = 768 kHz, Signal Path = SDATAI_x to Interpolator to FastDSP to LOUT, Line Output Mode, Load = 32 Ω

Figure 29. FFT, −1 dBFS, f^S = 768 kHz, Signal Path = SDATAI_x to Interpolator to FastDSP to HPOUT, Headphone Mode, Load = 32 Ω

Figure 30. FFT, −1 dBFS, f^S = 768 kHz, Signal Path = SDATAI_x to Interpolator to FastDSP to LOUT, Line Output Mode, Load = 10 kΩ

Figure 31. THD + N Level vs. Input Amplitude, f^S = 48 kHz, 16 Ω, 24 Ω, 32 Ω, or 10 kΩ(Normal), Signal Path = SDATAI_x to HPOUT/LOUT

Figure 32. Relative Level vs. Frequency, f^S = 48 kHz, Signal Path = SDATAI_x to HPOUT/LOUT, 16 Ω, 24 Ω, 32 Ω, or 10 kΩ

Figure 33. Relative Level vs. Frequency, f^S = 768 kHz, Signal Path = SDATAI_x to Interpolator to FastDSP to HPOUT/LOUT, 16 Ω to 10 kΩ

Figure 34. Relative Level vs. Frequency, f^S = 48 kHz Throughout Except FastDSP = 768 kHz, Signal Path = SDATAI_x to ASRCI to Equalizer to Interpolator to FastDSP to Decimator to ASRCO to SDATAO_x

Figure 35. FFT, No Signal, f^S = 48 kHz Throughout Except FastDSP = 768 kHz, Signal Path = SDATAI_x to ASRCI to Equalizer to Interpolator to FastDSP to Decimator to ASRCO to SDATAO_x

Figure 36. FFT, No Signal, f^S = 48 kHz Throughout Except FastDSP = 768 kHz, Signal Path = SDATAI_x to Equalizer to Interpolator to FastDSP to Decimator to SDATAO_x

Figure 37. FFT, –1 dBFS Input, f^S = 48 kHz Throughout Except FastDSP = 768 kHz, Signal Path = SDATAI_x to ASRCI to Equalizer to Interpolator to FastDSP to Decimator to ASRCO to SDATAO_x

Figure 38. FFT, –1 dBFS Input, f^S = 48 kHz Throughout Except FastDSP = 768 kHz, Signal Path = SDATAI_x to Equalizer to Interpolator to FastDSP to Decimator to SDATAO_x

Figure 40. Group Delay (Smooth) vs. Frequency, f^S = 48 kHz to 768 kHz, Single-End Mode, Signal Path = AINxx to FastDSP to HPOUT/LOUT

Figure 41. FFT, No Signal, DMIC_CLK_RATE = 3.072 MHz and 6.144 MHz, Signal Path = DMICxx to SDATAO_x

Figure 42. Relative Level vs. Frequency, DMIC_CLK_RATE = 3.072 MHz and 6.144 MHz, Signal Path = DMICxx to SDATAO_x, FCOMP = EN

Figure 43. FFT, –10 dBFS Input, DMIC_CLK_RATE = 3.072 MHz, Signal Path = DMICxx to SDATAO_x

Figure 44. FFT, –10 dBFS Input, DMIC_CLK_RATE = 6.144 MHz, Signal Path = DMICxx to SDATAO_x

Figure 45. THD + N Level vs. Amplitude, −10 dBFS, DMIC_CLK_RATE = 3.072 MHz and 6.144 MHz (Fifth-Order), Signal Path = DMICxx to SDATAO_x

Figure 46. Relative Level vs. Frequency, Differential and Single-End Mode, Headphone and Line Output Mode, Load = 16 Ω to 10 kΩ, f^S = 48 kHz and 768 kHz, Signal Path = AIN0 to DAC

Figure 47. THD + N Level vs. Amplitude, f^S = 48 kHz to 768 kHz, Load = 10 kΩ and 32 Ω, Signal Path = AINx to HPOUT/LOUT

Figure 48. FFT, –1 dBV Input, Differential Mode, Headphone Mode, Load = 32 Ω, f^S = 48 kHz to 768 kHz, Signal Path = AINx to HPOUT

Figure 49. FFT, –1 dBV Input, Differential Mode, Line Output Mode, Load = 10 kΩ, f^S = 48 kHz to 768 kHz, Signal Path = AINx to LOUT

Figure 50. FFT, No Signal, Differential Mode, Load = 32 Ω to 10 kΩ, f^S = 48 kHz to 768 kHz, Signal Path = AINx to HPOUT/LOUT

THEORY OF OPERATION

The ADAU1860/ADAU1860-1 are low power audio codecs with an optimized audio processing core, making it ideal for noise canceling applications that require high quality audio, low power, small size, and low latency.

The 3-channel ADC can achieve a 106 dB SNR. The DAC can achieve a 110 dB SNR and a −95 dB THD + N ratio. The two serial audio ports are compatible with 1^2 S, left justified, right justified, and time division multiplexing (TDM) modes, with tristate for interfacing to digital audio data. The analog operating voltage is 1.8 V, and an optional internal regulator can be used to generate the digital supply voltage. If required, the regulator can be powered down, and the digital supply voltage can be supplied externally, which is determined by the REG_EN pin.

The input signal path includes flexible configurations that can accept differential or single-ended analog microphone inputs as well as up to eight digital microphone inputs. Each input signal has its own PGA for volume adjustment.

The ADCs and DAC are high quality, 24-bit Σ-Δ converters that operate at a selectable 12 kHz to 768 kHz sampling rate, and the ADCs also support an 8 kHz or a 16 kHz sampling rate in voice wake-up mode. The ADCs and DAC have an optional high-pass filter with a cutoff frequency of 1 Hz, 4 Hz and 8 Hz, and fine step digital soft volume controls.

The DAC output is capable of differentially driving a headphone earpiece speaker with 16 Ω impedance or higher. There is also the option to change to LOUT mode when the output is lightly loaded.

The Tensilica HiFi 3z DSP core is optimized for low power audio processing. In addition, the Tensilica HiFi 3z DSP core allows the ADAU1860/ADAU1860-1 to provide flexible solutions to meet more complicated applications.

The FastDSP core has a reduced instruction set that optimizes this codec for noise cancellation. The program and parameter random access memories (RAMs) can be loaded with custom audio processing signal flow built using the [Lark Studio](https://www.analog.com/ADAU1860) graphical user interface (GUI). The values stored in the parameter RAM control individual signal processing blocks.

The ADAU1860/ADAU1860-1 also have a self boot function that can load the program and parameter RAMs of both cores along with the register settings on power-up using an external flash memory over the quad SPI. The external flash memory is fully memory mapped to the HiFi 3z DSP core bus fabric.

Use the Lark Studio GUI to program and control the cores through the control port. Along with designing and tuning a signal flow, the GUI can configure all of the ADAU1860/ADAU1860-1 registers. The GUI allows anyone with digital or analog audio processing knowledge to design the DSP signal flow and export the flow to a target application. The interface also provides enough flexibility and programmability for an experienced DSP programmer to have control of the design. In the Lark Studio GUI, the user can connect graphical blocks (such as biquad filters, volume controls, and arithmetic operations), compile the design, and load the program and parameter files into the ADAU1860/ADAU1860-1 memory through the control port. The tool also allows the user to download the design to an external flash memory for self boot operation.

The ADAU1860/ADAU1860-1 can generate the internal clocks from a wide range of input clocks by using the on-board bypassable fractional PLL. The PLL accepts inputs from 30 kHz to 36 MHz. For standalone operation, the clock can be generated using the on-board crystal oscillator.

The ADAU1860/ADAU1860-1 are provided in a small, 56-ball, 2.980 mm ×2.679 mm WLCSP.

SYSTEM BLOCK DIAGRAM

Figure 51. ADAU1860/ADAU1860-1 System Block Diagram with Analog Microphones

APPLICATIONS INFORMATION

POWER SUPPLY BYPASS CAPACITORS

Bypass each analog and digital power supply pin to its nearest appropriate ground pin with a single 0.1 μF capacitor. In Figure 52, VDD refers to all power supplies (DVDD, IOVDD, AVDD, HPVDD, and HPVDD_L). Keep the connections to each side of the capacitor as short as possible, and route the trace on a single layer with no vias. For maximum effectiveness, place the capacitor equidistant from the power and ground pins or slightly closer to the power pin if equidistant placement is not possible. Make thermal connections to the ground planes on the far side of the capacitor.

Bypass each supply signal on the PCB with a single bulk capacitor (10 μF to 47 μF).

Figure 52. Recommended Power Supply Bypass Capacitor Layout

LAYOUT

The HPVDD and HPVDD L supplies are for the headphone amplifiers. If the headphone amplifiers are enabled, the PCB traces to the HPVDD and HPVDD L pins must be wider than the traces to the other pins to increase the current carrying capacity. Use a wider trace for the headphone output lines.

GROUNDING

Use a single ground plane in the application layout. Place components in an analog signal path away from digital signals.

OUTLINE DIMENSIONS

Figure 53. 56-Ball Wafer Level Chip Scale Package [WLCSP] (CB-56-6) Dimensions shown in millimeters

Updated: March 11, 2023

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

² Available for ordering by customer based in the People's Republic of China (PRC).

³ Available for ordering by customer based outside of PRC.

EVALUATION BOARDS

 $1 Z =$ RoHS Compliant Part.

I ²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.](https://www.mouser.com/analog-devices):

[ADAU1860BCBZRL](https://www.mouser.com/access/?pn=ADAU1860BCBZRL) [EVAL-ADAU1860EBZ](https://www.mouser.com/access/?pn=EVAL-ADAU1860EBZ) [ADAU1860-1BCBZRL](https://www.mouser.com/access/?pn=ADAU1860-1BCBZRL)