

Dual-, Differential, Low-Pass Filter µModule with Gain and ADC Driver

FEATURES

- ▶ Dual-channel differential input/output
- ▶ Integrated 36 MHz, 8-pole low-pass filter
- ▶ Low power dissipation
 - ▶ 213 mW typical at 3 V supply
- ▶ 2 integrated fully differential ADC drivers
- ▶ 30 dB maximum differential gain
 - Adjustable down to 14 dB
 - ▶ Gain error: ±0.2 dB
 - ► Gain drift: 0.01 dB/°C typical
- ▶ 2.7 V to 3.3 V supply range
- ▶ 84-ball, 6 mm × 12 mm CSP_BGA package with 0.8 mm ball pitch
- ▶ Operating temperature range: -40°C to +85°C
- ▶ Built-in supply decoupling capacitors

APPLICATIONS

- ▶ IF broadband demodulators
- Medical imaging (CW ultrasound beam forming)
- ▶ Phased array systems
 - ▶ Radar
 - Adaptive antennas
- Communications receivers
- ▶ Radio Links
- Wireless local loop
- ▶ RF instrumentation
- ▶ Satellite modems
- ▶ Baseband data acquisition system
 - Multichannel digitizer instruments
 - ▶ Ultrasonic non-destructive test

GENERAL DESCRIPTION

The ADAQ8088 is a dual-channel analog system in package (SIP) that integrates three common signal processing and conditioning blocks to support a variety of demodulator applications and data acquisition applications. The device integrates all active and passive components to form a complete signal chain between the output of an I/Q demodulator and the input to an analog-to-digital converter (ADC). The device also forms the complete signal chain between a transducer output and the input to an ADC in baseband data acquisition systems. No external components are required for proper functionality.

Each channel contains a preamplifier, followed by an 8-pole, low-pass filter with a 36 MHz, 3 dB frequency, and a differential ADC driver optimized to drive 12-bit to 14-bit pipeline ADCs with speeds Rev. C

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

up to 150 MSPS. Encapsulated in a 6 mm × 12 mm CSP_BGA package, the ADAQ8088 minimizes space requirements in high density multichannel systems.

The ADAQ8088 operating temperature range is from −40°C to +85°C.

DOCUMENT FEEDBACK
TECHNICAL SUPPORT

Data Sheet

TABLE OF CONTENTS

Features 1	Input Resistance	9
Applications1	Low Pass Filter	
Functional Block Diagram1	Noise	9
General Description1	Output Stage	9
Specifications	Resolution	9
Absolute Maximum Ratings4	Power Supply Decoupling	9
Thermal Resistance4	Gain	
ESD Caution4	Applications Information	11
Pin Configurations and Function Descriptions5	Typical Application Circuit	11
Typical Performance Characteristics6	Outline Dimensions	
Theory of Operation9	Ordering Guide	13
Circuit Information9	Evaluation Boards	
9/2023—Rev. B to Rev. C		
Changes to Gain SectionChanges to Typical Application Circuit Section		
Changes to Typical Application Circuit Section		
8/2022—Rev. A to Rev. B		
Change to Figure 20		9
Changes to Evaluation Boards		13
2/2022—Rev. 0 to Rev. A		
Added Noise Figure Parameter, Table 1		3
Added Figure 13; Renumbered Sequentially		7

2/2021—Revision 0: Initial Version

SPECIFICATIONS

VCC = 3.0 V, common-mode voltage (V_{CM}) floating, VINAP, VINAN, VINBP, and VINBN are self biased, differential 63 mV p-p input at 1 MHz, $T_A = 25^{\circ}C$, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
INPUT CHARACTERISTICS					
Input Impedance	Each input to GND		249/1		Ω/pF
Open Circuit Voltage at V _{IN} Pins	VCC = 2.7 V	1.15			V dc
	VCC = 3.0 V		1.25		V dc
	VCC = 3.3 V		1.38		V dc
Input Current	Each input to GND, VCC = 2.7 V		-550		μA
	VCC = 3.0 V		-610		μA
	VCC = 3.3 V		-670		μA
Input Offset Current	Each input to GND, VCC = 2.7 V		±3.5		μA
	VCC = 3.0 V		±4.0		μA
	VCC = 3.3 V		±4.5		μA
Input Common-Mode Voltage Range	100 0.01	GND	21.0	VCC	V
Differential RTI Vos	Each input to GND, maximum = average + 4δ	O.L.D	+0.7		mV
V _{OS} Drift	T _A = -40°C to +85°C		7.5		μV/°C
DYNAMIC CHARACTERISTICS	TA TO GIVE 100 G		1.0		
Bandwidth	V_{OUT} = 2 V p-p differential, R_L = 1 k Ω		36		MHz
Bandwidth Drift	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		0.1		MHz/°C
Slew Rate	14 - 40 0 10 100 0		180		V/µs
Differential Gain	With no external resistors		30		dB
Gain Error	Channel to channel, at 10 MHz		±0.2		dB
Gain Drift	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		0.01		dB/°C
Phase Match Error	Channel to channel, at 10 MHz		0.5		Degrees
OUTPUT CHARACTERISTICS	Onamici to onamici, at 10 mile		0.0		Dogicos
Output Voltage					
High	R_L = 806 Ω, either output pin		2.15		V
Low	$R_L = 806 \Omega$, either output pin		0.17		V
Output Short-Circuit Current			50		mA
Output Balance Error			-60		dB
Output Resistance	In series with each output		10		Ω
Crosstalk	in series with each output		80		dB
NOISE AND HARMONIC PERFORMANCE					ub
RTI Voltage Noise Density	At 1 MHz		7		nV/√Hz
KTT Voltage Noise Delisity	At 10 MHz		6		nV/√Hz
RTO Voltage Noise Density	Gain = 30 dB, f = 1 MHz		220		nV/√Hz
NTO voltage Noise Delisity	Gain = 30 dB, f = 10 MHz		190		nV/√Hz
Noise Figure	Gain = 30 dB, f = 20 MHz		130		dB
Total Harmonic Distortion (THD)	Gaill - 30 db, I - 20 MHZ		-63		dB
1/f Corner			-03 20		kHz
			20		KΠZ
V _{CM} CHARACTERISATICS			4		MAI
V _{CM} Gain		0.5	1	2	V/V V
V _{CM} Range		0.5	40	2	
V _{CM} Input Resistance			18		kΩ
POWER SUPPLY		0.7		0.0	
Operating Range		2.7	74	3.3	V
Quiescent Current			71	88	mA
PSRR			70		dB

analog.com Rev. C | 3 of 13

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Analog Inputs	3.5 V
Supply Voltage	3.5 V
Storage Temperature Range	-55°C to +125°C
Junction Temperature	150°C
Lead Temperature Soldering	260°C reflow as per JEDEC J-STD-020
Electrostatic Discharge (ESD) Ratings	500 V
Human Body Model (HBM)	2k V
Field Induced Charged Device Model	500 V

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Table 3. Thermal Resistance

Package	θ _{JA}	θ _{JC_TOP}	θ _{JC_BOTTOM}	θ _{JB}	Ψ _{JT}	Ψ _{JB}
Type ¹	(°C/W)	(°C/W)	(°C/W)	(°C/W)	(°C/W)	(°C/W)
BC-84-4	33	21.1	12.2	13.7	11	13

 $^{^{1}\,}$ Test Condition 1: Thermal impedance simulated values are based on use of a 2S2P with vias JEDEC PCB excluding the $\theta_{JC_TOP},$ which uses 1S0P JEDEC PCB.

Thermal resistance values specified in Table 3 are simulated based on JEDEC specifications (unless specified otherwise) and should be used in compliance with JESD51-12.


ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

analog.com Rev. C | 4 of 13

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES
1. DNC = DO NOT CONNECT.

Figure 2. Pin Configuration

002

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Description
A1	VINAP	Al	Analog Input for Channel A.
A2, A3, A5, A6, A10, A11, C2, C3, C11, D2, D3, D11, F2, F3, F5, F6, F10, F11	DNC	DNC	Do Not Connect. Do not connect to these pins.
A4, A7, A8, B1 to B14, E1 to E14, F4, F7, F8	GND	P	Analog Ground.
A9	VCMA	Al	V _{CM} Input from the ADC.
A12, A13	RA21, RA22	Al	External Resistors for Channel A.
A14	VOUTAP	AO	Analog Output for Channel A.
C1	VINAN	Al	Analog Input for Channel A.
C4 to C10, D4 to D10	VCC	P	Power Supplies, 2.7 V to 3.3 V.
C12, C13	RA11, RA12	Al	External Resistors for Channel A.
C14	VOUTAN	AO	Analog Output for Channel A.
D1	VINBP	Al	Analog Input for Channel B.
D12, D13	RB11, RB12	Al	External Resistors for Channel B.
D14	VOUTBP	AO	Analog Output for Channel B.
F1	VINBN	Al	Analog Input for Channel B.
F9	VCMB	Al	V _{CM} Input from the ADC.
F12, F13	RB21, RB22	Al	External Resistors for Channel B.
F14	VOUTBN	AO	Analog Output for Channel B.

¹ Al is analog input, DNC is do not connect, P is power, and AO is analog output.

analog.com Rev. C | 5 of 13

TYPICAL PERFORMANCE CHARACTERISTICS

VCC = 3 V; V_{CM} is floating, typically 1.25 V; R_{LOAD} = 1 k Ω ; T = 25°C, inputs and outputs are measured differentially, unless otherwise noted.




Figure 3. Gain vs. Input Power, Input Frequency at 1 MHz and 10 MHz




Figure 4. V_{OUT} vs. Input Power with Gain Set to 30 dB, Input Frequency at 1 MHz and 10 MHz




Figure 5. Frequency Response, Input = -20 dBm




Figure 6. Normalized Gain vs. Input Power, Input Frequency at 1 MHz and 10 MHz




Figure 7. 1 dB Gain Compression with Gain Set to 30 dB, Input Frequency at 1 MHz and 10 MHz




Figure 8. Gain Flatness, Input = −20 dBm

analog.com Rev. C | 6 of 13

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 9. Phase Response with Gain Set to 30 dB, Input = -20 dBm




Figure 10. Normalized Frequency Response, Input = -20 dBm




Figure 11. Frequency Response vs. Supply, Input = -20 dBm




Figure 12. I/Q Channel Crosstalk




Figure 13. Noise Figure




Figure 14. Step Response with Gain Set to 30 dB

analog.com Rev. C | 7 of 13

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 15. Distortion




Figure 16. Noise Floor




Figure 17. Amplitude Aggressor




Figure 18. Frequency Aggressor

analog.com Rev. C | 8 of 13

THEORY OF OPERATION




Figure 19. 1/2 ADAQ8088 Simplified Schematic

CIRCUIT INFORMATION

The ADAQ8088 system in package (SiP) is an analog signal chain designed to interface baseband I/Q from quadrature demodulators to 12-bit to 14-bit pipeline ADCs.

INPUT RESISTANCE

The equivalent input impedance of each input of the ADAQ8088 is a 249 Ω resistor connected to VCC/2.

Each baseband output of the demodulator is loaded with the input impedance of the ADAQ8088. To avoid saturating the ADAQ8088 inputs, ac couple demodulators with high dc bias on the I/Q outputs to the ADAQ8088.

LOW PASS FILTER

An 8-pole Butterworth low-pass filter provides steep roll-off beyond the filter corner frequency of 36 MHz typical.

NOISE

Input referred broad band noise density of the ADAQ8088 is

6 nV/√Hz

1/f corner is located at 20 kHz.

OUTPUT STAGE

The output stage is optimized to drive 12-bit to 14-bit pipeline ADCs with speeds of 150 MSPS or lower.

The output resistance of the ADAQ8088 is set to 10 Ω . Additional resistors in series with each output and a differential capacitor placed as close to the ADC inputs as possible provides additional filtering.

DC bias of the outputs is set by the voltage on the VCMA pin and the VCMB pin. Floating these pins self adjusts the outputs to 1.25 V (internally biased). Additionally, these pins are typically connected to the chosen ADC V_{CM} output pin.

RESOLUTION

Two 15 Ω resistors, each in series with an output pin of the ADAQ8088 and a 10 pF capacitor across the ADC input pins, allows just over a 10-bit effective resolution at full-scale input for an ADC with a 4 ns acquisition time.

The 190 nV/ $\sqrt{\text{Hz}}$ RTO noise density of the ADAQ8088 at a gain value of 30 dB, integrated over the 36 MHz signal bandwidth, allows an effective signal resolution of 9 bits which is suitable for a 10-bit ADC with 2 V p-p FS analog input.

Reducing the gain to 20 dB increases the effective resolution to 10.5 bits in an ADC with 2 V p-p FS analog input.

POWER SUPPLY DECOUPLING

The ADAQ8088 features built in, 0.1 μF supply decoupling capacitors on VCC.

GAIN

With no external component, the gain of the ADAQ8088 is set to 30 dB. This gain can be reduced with external resistors ($R_{\rm EXT}$) connected between the following pins: RA11 and RA12, RA21 and RA22, RB11 and RB12, and RB21 and RB22.

The maximum gain is 30 dB with no resistors. The minimum gain is 14 dB when R_{EXT} = 110 Ω . Figure 20 shows the gain vs. R_{EXT} value.

Gain can be further reduced by a factor of 249/(249 + R) with external resistors connected in series with each input.

To guarantee stability, 1 pF capacitors must be added across Pin RA11 and Pin RA12, Pin RA21 and Pin RA22, Pin RB11 and Pin RB12, and Pin RB21 and Pin RB22.




Figure 20. Gain vs. External Resistor Value

analog.com Rev. C | 9 of 13

THEORY OF OPERATION




Figure 21. Gain (dB) vs. External Resistor Value

analog.com Rev. C | 10 of 13

APPLICATIONS INFORMATION

TYPICAL APPLICATION CIRCUIT

Figure 22 shows an example of how the ADAQ8088 can be directly coupled to a demodulator. Place the 61.9 Ω resistors close to the ADAQ8088 input pins. The parallel combination of the resistors and the 249 Ω input impedance of the ADAQ8088 provides a 50 Ω termination for the demodulator outputs. If the ADC is located physically some distance from the ADAQ8088 and is driven with a transmission line, place the 40.2 Ω series resistors close to the ADAQ8088 output pins. These resistors, along with the device internal impedance, provide a 50 Ω series termination. The value

of the shunt capacitor, C, is dependent on the input frequency and may need to be reduced or removed.

Figure 23 shows an example of how the ADAQ8088 can be used as part of an ultrasonic non-destructive test.

Figure 24 shows an example of how the ADAQ8088 works on high accuracy, wide bandwidth, multichannel digitizer instruments.

The 1 pF capacitors across Pin RA11 and Pin RA12, Pin RA21 and Pin RA22, Pin RB11 and Pin RB12, and Pin RB21 and Pin RB22 are not shown in Figure 22, Figure 23, and Figure 24.




Figure 22. ADAQ8088 Direct Coupled to Demodulator, Driving 12-Bit to 14-Bit ADCs with Speeds up to 150 MSPS




Figure 23. Ultrasonic Non-Destructive Test

analog.com Rev. C | 11 of 13

APPLICATIONS INFORMATION




Figure 24. Multichannel Digitizer Instrument

analog.com Rev. C | 12 of 13

OUTLINE DIMENSIONS




Figure 25. 84-Ball Chip Scale Package Ball Grid Array [CSP_BGA] (BC-84-4) Dimensions shown in millimeters

Updated: June 14, 2023

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADAQ8088BBCZ	-40°C to +85°C	84-Ball CSP-BGA (12mm x 6mm x 1.5mm)	BC-84-4

¹ Z = RoHS Compliant Part.

EVALUATION BOARDS

Model ¹	Package Description
EVAL-ADAQ8088EBZ	Evaluation Board

¹ Z = RoHS Compliant Part.



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

EVAL-ADAQ8088EBZ ADAQ8088BBCZ