

Industrial Broadband Powerline Modem

General Description

The MAX2982 powerline transceiver utilizes state-of-the-art CMOS design techniques to deliver the highest level of performance, flexibility, and operational temperature range at reduced cost. This highly integrated design combines the media access control (MAC) and the physical (PHY) layers in a single device. The MAX2982 digital baseband and its companion device, the MAX2981 analog front-end (AFE) with integrated line driver, offer a complete highspeed powerline communication solution fully compliant with HomePlug[®] 1.0 Powerline Alliance Specification.

The MAX2982 offers reliable broadband communication for industrial environments. The PHY layer comprises an 84-carrier OFDM modulation engine and forward error correcting (FEC) blocks. The OFDM engine can modulate the signals in one of four modes of operation: DBPSK, DQPSK (1/2 rate FEC), DQPSK (3/4 rate FEC), and ROBO. The MAX2982 offers -1dB SNR performance in ROBO mode, a robust mode of operation, to maintain communication over harsh industrial line conditions. Additionally, advanced narrow-band interference rejection circuitry provides immunity from jammer signals.

The MAX2982 offers extensive flexibility by integrating an ARM946E-S™ microprocessor allowing feature enhancement, worldwide regulatory compliance, and improved testability. Optional spectral shaping and notching profiles provide an unparalleled level of flexibility in system design. Additionally, the automatic channel adaptation and interference rejection features of the MAX2982 guarantee outstanding performance. Privacy is provided by a hard-macro DES encryption with key management.

The MAX2982 supports an IEEE® 802.3 standard *Media Independent Interface* (MII), *Reduced Media Independent Interface* (RMII), synchronous FIFO supporting a gluefree interface to microcontrollers, USB1.1, and 10/100 Ethernet MAC. These interfaces and standards compliance simplify configuration of monitoring and control networks. Fast response time and an integrated temperature sensor make the MAX2982 an excellent solution for real-time control over power lines. The MAX2982 operates over the -40 \degree C to +105 \degree C temperature range and is available in a 128-pin, lead-free, LQFP package.

HomePlug is a registered trademark of HomePlug Powerline Alliance, Inc.

ARM946E-S is a trademark of ARM Limited.

IEEE is a registered service mark of the Institute of Electrical and Electronics Engineers, Inc.

Features

- ◆ Single-Chip Powerline Networking Transceiver
- ◆ HomePlug 1.0 Compliant
- ◆ -40°C to +105°C Operating Temperature Range
- ♦ Integrated Temperature Sensor
- ◆ Up to 14Mbps Data Rate
- ◆ Low-Rate Adaptation (LORA) Operation Option Provides -2dB SNR Performance at 500kbps
- ♦ 4.49MHz to 20.7MHz Frequency Band
- ◆ Flexible MAC/PHY
	- \diamond Field Upgradable Firmware Using TFTP
	- \diamond Spectral Shaping Including Bandwidth and Notching Capability
	- \diamond Programmable Preamble
	- \diamond 128kB Internal SRAM
- ◆ Advanced Narrowband Interference Rejection **Circuitry**
- ◆ 84-Carrier, OFDM-Based PHY
	- \diamond Automatic Channel Adaptation
	- \diamond FEC (Forward Error Correction)
	- \diamond DQPSK, DBPSK Modulation
	- \diamond Enhanced ROBO Mode with -1dB SNR
- ◆ Large Bridge Table: Up to 512 Addresses
- ♦ 56-Bit DES Encryption with Key Management for Secure Communication
- ♦ On-Chip Communication Interfaces
	- \diamond UART
	- \lozenge 10/100 Ethernet
	- \Diamond MII/RMII
	- \diamond USB1.1
	- \diamond High-Speed Synchronous FIFO
- ◆ AEC-Q100-REV-G Automotive Grade Qualification

Applications

Industrial Automation Motor Control Remote Monitoring and Control Building Automation Broadband Over Shared Coax/Copper Line

[Ordering Information](#page-37-0) appears at end of data sheet.

For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX2982.related.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

Industrial Broadband Powerline Modem

Typical Application Circuit

Industrial Broadband Powerline Modem

ABSOLUTE MAXIMUM RATINGS

Continuous Power Dissipation ($T_A = +105^{\circ}C$) LQFP (derate 25.6mW/°C above +105°C)................2045mW Operating Temperature Range.......................... -40°C to +105°C Junction Temperature ...+125NC Storage Temperature Range............................... -65°C to +150°C Lead Temperature (soldering, 10s)+300°C Soldering Temperature (reflow; J-STD-020-D)+260°C

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional opera*tion of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute *maximum rating conditions for extended periods may affect device reliability.*

PACKAGE THERMAL CHARACTERISTICS (Note 1)

LQFP

Junction-to-Ambient Thermal Resistance (BJA)30NC/W Junction-to-Case Thermal Resistance (BJC).....................8NC/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(V_{DD33} = V_{AVDD33} = +3.3V, V_{DD12} = V_{AVDD12} = +1.2V, V_{AVSS} = V_{DGND} = 0V, T_A = -40$ to +105°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

Industrial Broadband Powerline Modem

ELECTRICAL CHARACTERISTICS (continued)

(V_{DD33} = V_{AVDD33} = +3.3V, V_{DD12} = V_{AVDD12} = +1.2V, V_{AVSS} = V_{DGND} = 0V, T_A = -40 to +105°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

Industrial Broadband Powerline Modem

AC TIMING CHARACTERISTICS

 $(V_{DD33} = V_{AVDD33} = +3.3V, V_{DD12} = V_{AVDD12} = +1.2V, V_{AVSS} = V_{DGND} = 0V, T_A = -40°C$ to $+105°C$, unless otherwise noted. Typical values are at T_A = +25°C.)

Industrial Broadband Powerline Modem

AC TIMING CHARACTERISTICS (continued)

 $(V_{DD33} = V_{AVDD33} = +3.3V, V_{DD12} = V_{AVDD12} = +1.2V, V_{AVSS} = V_{DGND} = 0V, T_A = -40°C$ to +105°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

Note 2: Accuracy guaranteed by design.

Note 3: V_{IH} and V_{IL} are measured at $V_{\text{DD33}} = 3.0V$ and $V_{\text{DD33}} = 3.6V$. V_{OH} and V_{OL} are measured at $V_{\text{DD33}} = 3.0V$.

Note 4: Input clock frequency guaranteed by design to support 66MHz operation, but this operating frequency has not been production tested.

Typical Operating Characteristics

 $(T_A = +25\degree C$, unless otherwise noted.)

Industrial Broadband Powerline Modem

Pin Configuration

Industrial Broadband Powerline Modem

Pin Description

Industrial Broadband Powerline Modem

Pin Description (continued)

Industrial Broadband Powerline Modem

Pin Description (continued)

Industrial Broadband Powerline Modem

Pin Description (continued)

Pin Description by Function

Industrial Broadband Powerline Modem

Pin Description by Function (continued)

Industrial Broadband Powerline Modem

Pin Description by Function (continued)

Industrial Broadband Powerline Modem

Pin Description by Function (continued)

Industrial Broadband Powerline Modem

Pin Description by Function (continued)

Functional Diagram

Industrial Broadband Powerline Modem

Detailed Description

The MAX2982 powerline transceiver device is a state-ofthe-art CMOS device with high performance and extended operating temperature range to deliver reliable communications in industrial applications. This highly integrated design combines the MAC with the PHY layer in a single device. The MAX2982, with the MAX2981 analog frontend, forms a complete HomePlug 1.0-compliant solution with a substantially reduced system bill of materials.

MII/RMII/FIFO Interface

The MII/RMII/FIFO block is the data and control interface layer of the MAX2982 transceiver. This layer is designed to operate with IEEE 802.3 standard MII/RMII or other devices using the FIFO interface. Refer to the MAX2982 Interface User's Guide for information on initialization and control of the HomePlug 1.0 MAC through the MII/RMII/ FIFO interface. The interface signals connecting to the external host are shown in [Figure 1.](#page-15-0)

The interface is a data channel that transfers data in packets whose flow is controlled by the carrier-sense (MIICRS) signal. The MIICRS signal controls the halfduplex transmission between the external host and the HomePlug MAC. While a frame reception is in progress (MIICRS and MIIRXDV are high), the external host must wait until the completion of reception and the deassertion of MIICRS before starting a transmission. When sending two consecutive frames, the minimum time the external host needs to wait is the one-frame transfer time plus an interframe gap (IFG).

The MII signals MIICOL and MIITXER are not used, as the powerline networking device is able to detect and manage all transmission failures. The signals MIITXCLK and MIIRXCLK have the same source and are referred to as MIICLK in this data sheet.

In MII mode, the data is transferred synchronously with a 2.5MHz/25MHz clock. Data transmission in MII is in nibble format so the data transmission rate is 10Mbps/100Mbps.

In RMII mode, the data is transferred synchronously with a 5/50MHz clock. Data transmission in RMII is in di-bit (two-bit) format so the data transmission rate is 10Mbps/100Mbps.

In FIFO mode, data is read and written in byte format on each positive edge of BUFRD and BUFWR. The only limitation in this mode is that BUFRD and BUFWR must be low for at least three pulses of MIICLK to be considered a valid signal.

Figure 1. Ethernet MAC and MAX2982 Connection in MII Mode

Industrial Broadband Powerline Modem

The upper layer interface can be selected according to the settings shown in [Table 1.](#page-16-0)

MII Interface Signals

[Table 2](#page-16-1) describes the signals that provide data, status, and control to and from the MAX2982 in MII mode.

MII MAC and PHY Connections

[Figure 1](#page-15-0) illustrates the connections between Ethernet/ MAC and MAX2982 in MII mode. Although the Tx and Rx data paths are full duplex, the MII interface operates in half-duplex mode. MIIRXDV is never asserted at the same time as MIITXEN.

On transmit, the MAX2982 asserts MIICRS some time after MIITXEN is asserted, then drops MIICRS after MIITXEN is deasserted and the MAX2982 is ready to receive another packet. When MIICRS falls, the MAC times out an interframe gap (IFG) and asserts MIITXEN again when there is another packet to send. This differs from nominal behavior of MIICRS in that MIICRS can extend past the end of the packet by an arbitrary amount of time, while the MAX2982 is gaining access to the channel and transmitting the packet.

MACs in 10Mbps mode do not use a jabber timeout, so there is no timing restriction on how long MIICRS can assert other than timeouts (IFG) the MAX2982 implements.

Table 1. Upper Layer Interface Selection GPIO Settings

Industrial Broadband Powerline Modem

Transmissions can cut through or begin to be modulated onto the wire as soon as the transfer begins when the MII fills the MAX2982 buffer faster than data needs to be made available to the modulator. When a packet arrives at MAX2982, the device attempts to gain access to the channel. This may not happen before the entire packet is transferred across the MII interface, so the MAX2982 buffers at least one Ethernet packet to perform this rate adaptation.

On receive, when the MAX2982 anticipates a packet to be demodulated, the device raises MIICRS to seize the half-duplex MII channel, waits one interframe gap time (IFG), then defers to MIITXEN when MIITXEN has been asserted plus an IFG. The device raises MIIRXDV

Figure 2. Receive Defer in MII Mode

to transfer the packet. At the end of the transfer, the MAX2982 drops MIICRS unless the transmit buffer is full or there is another receive packet ready to transfer. [Figure 2](#page-17-0) illustrates how one receive transfer is followed by a second when the device defers to MIITXEN. Data reception maintains priority over transmission to ensure that the buffer empties faster than packets arrive off the wire. The longest that the receiver needs to wait is the time to transfer one Tx frame plus an IFG or approximately 134µs. However, minimum size frames can arrive at a peak rate of one every 65us, so the receive side buffer must accommodate multiple frames (but only a little more than one Ethernet packet of data).

Transmitting

When a frame in the external host is ready to transmit and MIICRS is not high (the previous transmission has finished), the external host asserts MIITXEN, while data is ready on MIIDAT[3:0]. In response, the MAX2982 asserts MIICRS. While the external host keeps MIITXEN high, data is sampled synchronously with respect to MIICLK into the MAX2982 through MIIDAT. After transmission of the last byte of data and before the next positive edge of the MIICLK, MIITXEN is reset by the external host.

The transmission timing of the MII interface is illustrated in [Figure 3](#page-17-1) with details in [Figure 4](#page-17-2) and [Table 3](#page-17-3).

Figure 3. Transmission Behavior of the MII Interface

Figure 4. MII Interface Detailed Transmit Timing

Table 3. MII Interface Detailed Transmit **Timing**

Industrial Broadband Powerline Modem

Receiving

When a frame is ready to send from the MAX2982 to the external host, the MAX2982 asserts MIIRXDV after IFG, while there is no transmission session in progress with respect to MIICRS.

Note: The receive process cannot start while a transmission is in progress.

While the MAX2982 keeps MIIRXDV high, data is sampled synchronously with respect to MIICLK from MAX2982 through MIIDAT. After the last byte of data is received, the MAX2982 resets MIIRXDV.

Receive timing of the MII interface is illustrated in [Figure 5](#page-18-0) with details in [Figure 6](#page-18-1) and [Table 4.](#page-18-2)

Reduced Media Independent Interface (RMII)

[Table 5](#page-18-3) describes the signals that provide data, status, and control to the MAX2982 in RMII mode. In this mode, data is transmitted and received in bit pairs. The RMII mode connections are shown in [Figure 7](#page-19-0).

In case of an error in the received data, to eliminate the requirement for MIIRXER and still meet the requirement for undetected error rate, MIIDAT[5:4] replaces the decoded data in the receive stream with 10 until the end of carrier activity. By this replacement, the CRC check is guaranteed to reject the packet as being in error.

RMII Signal Timing

RMII transmit and receive timing are the same as for MII, except that the data are sent and received in di-bit format and MIICRS is removed.

Figure 5. Receive Behavior of the MII Interface

Table 4. MII Interface Detailed Receive **Timing**

Figure 6. MII Interface Detailed Receive Timing

Table 5. RMII Signal Description

Industrial Broadband Powerline Modem

Table 5. RMII Signal Description (continued)

Figure 7. MAC-PHY Connection in RMII Mode

Industrial Broadband Powerline Modem

packet to send. *Figure 8. External Host and MAX2982 Connection in FIFO Mode*

FIFO Synchronous Interface Signals

The buffering FIFO interface supports synchronous operation and can be interfaced gluelessly to an external microprocessor memory bus. The interface is clocked by the external processor on the MIICLK pin.

The read and write pulse width is three MIICLK cycles.

The signals that provide data, status, and control to and from the MAX2982 are shown in [Table 6](#page-20-0). MIIRXDV should never be asserted at the same time as MIITXEN, but the device is able to start transmission while receive is in progress. The MAX2982 gives higher priority to Tx packets from the external host to avoid data loss.

On transmit, the MAX2982 asserts MIICRS after MIITXEN is asserted by the host. The host should not assert MIITXEN if MIICRS is already high. After MIITXEN is deasserted by the host, which means that the host has completed data transmission, MIICRS goes low when the MAX2982 is ready to receive another packet. When MIICRS falls, MIITXEN can be held low if there is another

Table 6. FIFO Synchronous Signal Description

Industrial Broadband Powerline Modem

Transmissions can cut through or begin to be modulated onto the wire as soon as the transfer begins because the interface fills the MAX2982 buffer faster than data needs to be made available to the modulator. When a packet arrives at the MAX2982, the device attempts to gain access to the channel. Since this might not happen

Figure 9. Buffering Synchronous Transmission Process from the External Host View

before the entire packet is transferred across the interface, the MAX2982 FIFO features a 2KB Tx buffer to hold packets to perform this rate adaptation.

On receive, when the MAX2982 anticipates a packet to be demodulated, the device raises MIIRXDV to identify the upper layer that a packet is ready to transmit. MIIRXDV drops when the last byte is transmitted. Receive direction transfers maintain priority over the transmit direction to ensure that the buffer empties faster than packets arrive off the wire. The longest that the receiver needs to wait is the time to transfer one Tx frame plus an IFG.

Synchronous Transmitting

When the external host is ready to transmit a frame and MIICRS is not high (the previous transmission is finished), it asserts MIITXEN. The external host must assert MIITXEN if MIIRXDV is not high to avoid data loss. In response, the MAX2982 asserts MIICRS. While the external host keeps MIITXEN high, one byte of data is transmitted into the MAX2982 through MIIDAT_IN for each positive edge of BUFWR. After transmission of the last byte of data, the external host resets MIITXEN. [Figure 9](#page-21-0) shows the interactions between the external host and the MAX2982. There are two GPIOs indicating packet loss and completion of a packet transmission controlled by software. The host can use these signals to determine packet retransmission much faster than through TCP or a packet-based scheme. The BUFWR clock rate is 16MHz maximum at MIICLK of 40MHz.

[Figure 10](#page-21-1) shows the overall transmission timing of the FIFO synchronous interface.

Figure 10. Synchronous Transmission Timing of the Buffering (FIFO) Interface

Industrial Broadband Powerline Modem

Figure 11. Buffering (FIFO) Interface Receive Process from the External Host View (Synchronous Mode)

Synchronous Receiving

When the MAX2982 is ready to send a frame to the external host, the MAX2982 asserts MIIRXDV after an IFG when there is no transmission session in progress with respect to MIICRS. A receive process cannot start while a transmission is under progress. The FIFO features a 2KB Rx buffer to store received packets.

While the MAX2982 keeps MIIRXDV high, the device sends one byte of data on MIIDAT_OUT for each positive edge on BUFRD. The first two bytes represent the frame length in MSB first format. After the last byte of data is received, the MAX2982 resets MIIRXDV. The direction of bidirectional data I/Os is controlled through BUFCS and BUFRD. The MAX2982 enables data output drivers when $\overline{BUFCS} = 0$ and $\overline{BUFRD} = 0$. [Figure 11](#page-22-0) shows the interactions between the external host and the MAX2982. [Figure 12](#page-22-1) shows the overall receive timing of the buffering interface.

Figure 12. Synchronous Receive Timing of Buffering (FIFO) Interface

Industrial Broadband Powerline Modem

FIFO Synchronous Read/Write Timing

The FIFO interface is connected to an external data bus in half-duplex mode with independent buffers for Tx and Rx and MIICLK provided with external processor controls BUFRD and BUFWR timing as shown in [Figure 13](#page-23-0) and [Figure 14](#page-23-1).

Figure 13. FIFO Synchronous Mode Read Timing Diagram

- Minimum CLK frequency is 2.5MHz and maximum is 66MHz.
- MIIDATA_OUT is valid no later than t_{OV} prior to the positive edge of T3 and remains valid for at least t_{OH} MIN following the positive edge of T3.
- \bullet MIIDATA_OUT is placed in a high-impedance state no later than t_{OH} MAX after the positive edge of T3.
- CLK duty cycle is 40% to 60%.

Figure 14. FIFO Synchronous Mode Write Timing Diagram

- \bullet MIIDATA_IN minimum setup time is t_{IS} prior to the positive edge of T3.
- \bullet MIIDATA_IN minimum hold time is t_{IS} following the rising edge of T3.
- BUFWR pulse width is 3 clock cycles long.
- Minimum CLK frequency is 2.5MHz and maximum is 66MHz.
- CLK duty cycle is 40% to 60%.

Maxim Integrated 24

Industrial Broadband Powerline Modem

A typical interface between the MAX2982 and a microcontroller at a 40MHz clock rate is shown in [Figure 15](#page-24-0) with the following setting. \overline{WR} and \overline{RD} signals manage data transfer to/from the FIFO port through BUFWR and BUFRD. WR and RD are asserted low for three clock cycles and data is valid for at least 3ns.

Microcontroller settings:

CLKOUT Max 40MHz.

 $\overline{\text{RD}}$ and $\overline{\text{WR}}$ access phase set to 3 CLKOUT cycles.

GPIO[1]: When the MAX2982 is ready to send a frame to the microcontroller, the MAX2982 asserts MIIRXDV.

GPIO[2]: When the external host is ready to transmit a frame and MIICRS is not high (the previous transmission is finished), the microcontroller asserts MIITXEN. The external host must assert MIITXEN if MIIRXDV is not high to avoid data loss.

GPIO[3]: Upon assertion of MIITXEN, the MAX2982 asserts MIICRS.

GPIO[4]: When MIIRXER is asserted high, indicates to the microcontroller that an error has occurred during the frame reception.

microcontroller. *Figure 15. Typical Interface Between a Microcontroller and MAX2982*

FIFO Asynchronous Interface Signals

In addition to the previously described synchronous mode, a firmware update to the MAX2982 enables an asynchronous mode. In asynchronous mode, the MAX2982 provides an internal clock for the MII interface. This allows any external processor with 13 available GPIO signals to interface to the MAX2982. See [Figure 16](#page-25-0) to [Figure 21](#page-27-0) for required timing information, and [Table 7](#page-25-1) for interfacing information.

The external microcontroller should never assert MIIRXDV and MIITXEN at the same time. Nevertheless, the microcontroller can begin to load the transmit FIFO while a receive operation is in progress. It is highly recommended to give the receive operation a higher priority that the transmit operation in the microcontroller to avoid data loss.

On transmit the MAX2982 asserts MIICRS after the host microcontroller asserts MIITXEN. After all data has been transmitted by the host microcontroller, it deasserts MIITXEN. The MAX2982 continues transmitting the buffered data to the powerline. When the MAX2982 is ready for another packet, it de-asserts MIICRS. Even though MIICRS goes inactive, it may be asserted again if there is another packet to send. The host microcontroller should check for this condition and never assert MIITXEN if MIICRS is high. The FIFO Tx buffer is 2Kb.

Transmissions can "cut through" or begin to be modulated onto the wire as soon as the data transfer from the host microcontroller begins, as the host interface fills the MAX2982 buffer faster than data needs to be made available to the modulator. When a packet arrives at the MAX2982, it attempts to gain access to the channel. Since this may not happen before the entire packet is transferred across the interface, the MAX2982 buffers at least one Ethernet packet to perform this rate adaptation.

On receive, the MAX2982 raises MIIRXDV to identify to the upper layer that it is ready to transfer a packet. MIIRXDV falls when the last byte is transferred to the host

Industrial Broadband Powerline Modem

Table 7. FIFO Asynchronous Signal Description

Receive direction transfers take priority over transmit direction transfers to ensure that the buffer empties faster than packets can arrive off the wire. The longest that the receiver needs to wait is the time to transfer one Tx frame plus an IFG.

Asynchronous Transmitting

When the external host is ready to transmit a frame and MIICRS is not active (the previous transmission is finished), it asserts MIITXEN. The external host must assert MIITXEN only when MIIRXDV is not active to avoid data loss. In response, MIICRS is asserted by the MAX2982. While the external host keeps MIITXEN high, one byte of data is transmitted into the MAX2982 through MIIDAT for each positive edge of BUFWR. After transmission of the last data byte, the external host clears MIITXEN. Interactions between external host and the MAX2982 are shown in [Figure 16](#page-25-0). The BUFWR clock rate is 16MHz maximum at MIICLK of 50MHz.

Figure 16. Buffering Asynchronous Transmission Process from the External Host View

Industrial Broadband Powerline Modem

Figure 17. Asynchronous Transmission Timing of the Buffering (FIFO) Interface

Figure 18. Buffering FIFO Interface Receive Process from the External Host View (Asynchronous Mode)

[Figure 17](#page-26-0) shows the overall transmission timing of the FIFO asynchronous interface.

Asynchronous Receiving

When a frame is ready to send from the MAX2982 to the external host, the MAX2982 asserts MIIRXDV after an IFG (about 0.96µs), while there is no transmit activity in progress (that is, MIICRS is not set). A receive process cannot start while a transmit operation is in progress. The receive FIFO is 2KB in size.

While the MAX2982 keeps MIIRXDV high, it sends one byte of data on MIIDAT for each positive edge on BUFRD. The first 2 bytes represent frame length in MSB first format. After the last data byte is received, the MAX2982 resets MIIRXDV. The direction of bidirectional data pins is controlled through the BUFCS and BUFRD pins. The MAX2982 drives data onto the bus when $\overline{BUFRD} = 0$ and \overline{BUFCS} = 0. [Figure 18](#page-26-1) shows the interactions between external host and the MAX2982 baseband. [Figure 19](#page-26-2) shows the overall receive timing of the buffering interface. [Figure 21](#page-27-0) shows the write mode timing.

Figure 19. Asynchronous Receive Timing of the Buffering (FIFO) Interface

Industrial Broadband Powerline Modem

Figure 20. FIFO Asynchronous Mode Write Timing

Figure 21. FIFO Asynchronous Mode Read Timing

Industrial Broadband Powerline Modem

Management Data Unit (MDU)

The MIIMDIO is a bidirectional data in/output for the management data interface. The MIIMDC signal is a clock reference for the MIIMDIO signal. [Figure 22](#page-28-0) illustrates the write behavior of the MDU. [Figure 23](#page-28-1) illustrates the read behavior of the MDU.

Figure 22. Write Behavior of the Management Data Unit

Figure 23. Read Behavior of Management Data Unit

Industrial Broadband Powerline Modem

Ethernet Interface

[Table 8](#page-29-0) shows the upper-layer interface selection. [Figure 24](#page-29-1) shows the transmit timing. tTXDV is the time that data must be valid for after a low-to-high transition on ETHTXCLK. tTXDH is the time that data must be held after a low-to-high transition on ETHTXCLK. [Figure 25](#page-29-2) shows the receive timing. t_{RXS} is the setup time prior to the positive edge of ETHRXCLK. tRXH is the hold time after the positive edge of ETHRXCLK. Refer to IEEE 802.3 specification for further information on the Ethernet MAC interface.

UART Interface

A serial asynchronous communication protocol using UART standard interface is implemented in the MAX2982 to download MAC firmware. Configure the UART interface as shown in [Table 9](#page-29-3) to communicate with the current MAC software, unless otherwise noted in the firmware release note.

In order to download and debug HomePlug MAC software use of a null modem cable is required to make a serial connection as shown in [Figure 26](#page-30-0). The MAX3221 is used as a UART driver.

Table 8. Upper-Layer Interface Selection GPIO Settings

Table 9. UART Interface Configuration

Table 10. Upper-Layer Interface Selection GPIO Settings

USB Interface

[Figure 27](#page-30-1) shows the structure of a USB cable. The two inputs USBD+ and USBD- are data inputs used in the USB interface, and correspond to D+ and D- in Figure 21. V_{BUS} is nominally $+5V$ at the source. [Table 10](#page-29-4) shows the upper-layer interface GPIO setting to select USB. Refer to the Universal Serial Bus Specification, Revision 1.1 for more details on the USB interface.

Maximum Supply Current

Typical supply currents are provided in the *[Electrical](#page-2-0) [Characteristics](#page-2-0)* tables. Under worst-case conditions, more current than that given may be required. However, under no circumstances, will the current on any power rail exceed the values given in the below table. These values are tested using internal ROM code. Actual current required may vary if other application code is installed.

Figure 24. Transmit Timing for Ethernet MAC Interface

Figure 25. Receive Timing for Ethernet MAC Interface

Industrial Broadband Powerline Modem

Figure 26. MAX2982 UART Interface with Driver and DB9 Connector

Figure 27. USB Cable

Figure 28. External Components Required for Crystal Oscillator

Applications Information

MII/RMII/FIFO INTERFACE		
NAME	DIRECTION	DISABLED STATUS
MIICRS	∩	N.C.
MIITXEN		DGND
MIICLK	I	DGND
MIIDAT[7]	I/O	N.C.
MIIDAT[6]	I/O	N.C.
MIIDAT[5]	I/O	N.C.
MIIDAT[4]	I/O	N.C.
MIIDAT[3]	I/O	N.C.
MIIDAT[2]	I/O	N.C.
MIIDAT[1]	I/O	N.C.
MIIDAT[0]	I/O	N.C.
MIIRXER	O	N.C.
MIIRXDV	\bigcirc	N.C.
BUFCS		V _{DD33}
BUFRD		V _{DD33}
BUFWR		V _{DD33}
MIIMDC		DGND
MIIMDIO	1/O	N.C.

Configure UART I/O as Follows to Disable UART Interface

Note: Disabling the UART interface disables MAC code update and FLASH programming through UART.

Industrial Broadband Powerline Modem

Interfacing the MAX2982 to the MAX2981 Analog Front-End (AFE)

The interface to the MAX2981 AFE devices uses a bidirectional bus to pass the digital data to and from the DAC and ADC. Handshake lines help accomplish the data transfer as well as the operation of the AFE. [Figure 29](#page-31-0) shows the interface signals. See the MAX2981 data sheet for AFE pin configuration/description. [Table 11](#page-32-0) shows the MAX2982 to MAX2981 signal interface.

Figure 29. MAX2981 AFE Interface to MAX2982

Figure 30. AFE Tx Timing Diagram

Industrial Broadband Powerline Modem

Figure 31. AFE Rx Timing Diagram

Table 11. MAX2982 to AFE Signal Interface

Industrial Broadband Powerline Modem

Table 11. MAX2982 to AFE Signal Interface (continued)

MAC Boot Options

The MAX2982 on-chip ROM is programmed with a booting application to decrypt and load encrypted MAC firmware into on-chip RAM for execution from an external source or to run HomePlug 1.0 from the ROM. The source is determined by the boot mode selected. Standard HomePlug 1.0 firmware or LORA firmware and a number of other boot images are available. The selection of boot modes is controlled through boot pins GPIO[21:23] (see [Table 12](#page-34-0)) that are sensed during the MAX2982 startup process. There are four boot options:

• Downloading encrypted flash-resident code.

The image can be downloaded from supported serial peripheral interface (SPI) flash devices. The image stored in flash is encrypted. A few words at the start of flash memory contain information such as the address of location in which the code image is stored.

- Launch HomePlug 1.0 operation from on-chip ROM.
- The encrypted code image in flash is updated using Trivial File Transfer Protocol (TFTP) application.

TFTP is a standard protocol to transfer files. A TFTP application can be used to upload the encrypted code image to the MAX2982 through one of the upper-layer interfaces (ETH). To invoke the MAX2982 TFTP boot mode, the boot pins must be set according to [Table](#page-34-0)

layer interfaces. The default TFTP server IP address is 10.1.254.250. This parameter can be modified and programmed into the external flash. If the integrity of the received image is OK and the external flash device is available, the image in flash is updated and executed. Any errors that happened during the TFTP session are reported to the TFTP client. The RESET pin must be asserted to start program execution.

[12](#page-34-0) before reset. In this mode, the MAX2982 bootloader expects to receive the image from one of the upper-

• Simple code download through UART.

The MAX2982 is configurable to accept code images from the UART. The first four bytes of the image specify the memory location in SRAM to which the binary image is copied (0x2020000–0x203FFFF). The next four bytes specify the length of the image (excluding eight header and four tail bytes). The specified length cannot be greater than 128KB (size of SRAM) and must be nonzero. Otherwise, the boot restarts simple code download through UART after issuing an appropriate error message to the host. The last four bytes of the image are the checksum. This is the NOT value of XOR of all words in binary image. After the image is loaded, the last four bytes are read as the image checksum. This value is compared against the value calculated over the loaded image. If these two values

Industrial Broadband Powerline Modem

are identical then the image is launched by jumping to the target (destination) address, otherwise, the boot restarts simple code download through the UART.

Five GPIOs are used to determine the boot mode. [Table 12](#page-34-0) shows the corresponding settings (PU: pulled up, PD: pulled down, X: don't care). Pullup and pulldown resistors

Table 12. Boot Modes

**If IWCS_FT1 is pulled down instead of pulled up indicates that there is no flash device connected. If this is the case and if LED0_ BP0 = LED1_ BP1 = 0, then ISCL_FT0 must be pulled up.*

***External flash is used to store code image and configuration parameters.*

Industrial Broadband Powerline Modem

are 10k Ω . ISCL_FT0 and IWCS_FT1 are used for flash operations. These two are outputs in flash operations but are inputs in the system boot process.

If an error occurs during the boot process, the error code is indicated on the LED outputs: LED0_ BP0, LED1_ BP1, and LED2_ BP2 according to [Table 13.](#page-35-0) Pullup/pulldown resistors for LEDs are $1k\Omega$ or less.

The states of GPIOs and initialization inputs during the boot process are shown in [Table 12.](#page-34-0) See the *[Pin](#page-7-0) [Description](#page-7-0)* for more information.

GPIO Usage by MAX2982 Firmware

The MAX2982 firmware makes special use of GPIOs as described in [Table 14.](#page-35-1) GPIOs are utilized in input, output, or both directions.

Table 14. GPIO Pins Used by MAX2982 Firmware

Industrial Broadband Powerline Modem

Upper-Layer Interface Settings

The MAX2982 supports different upper-layer interfaces described in [Table 15.](#page-36-0)

UL2 is used in input direction only to set bit 2 of the upper-layer interface. AWR_UL1 and ASCL_UL0 are all dual-purpose GPIOs. At input direction AWR_UL1 and ASCL_UL0 set upper-layer interface bits 0 and 1. At output direction, AFE inputs SWR (MAX2981) and SCLK (MAX2981 Pin 22) are driven by these GPIOs.

Temperature Sensor

The MAX2982 includes an analog temperature sensor that measures the die temperature to enable temperature monitoring and provides an output voltage proportional to degrees Celsius. See the *[Typical Operating](#page-5-0) [Characteristics](#page-5-0)*. The temperature sensor provides $\pm 5^{\circ}$ C accuracy from -50 $^{\circ}$ C to +125 $^{\circ}$ C. The temperature sensor output is resistive with an impedance of typically 185 $k\Omega$.

Table 15. Upper-Layer Interface Settings

Industrial Broadband Powerline Modem

Ordering Information

+*Denotes a lead(Pb)-free/RoHS-compliant package. /V denotes an automative qualified part.*

Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Industrial Broadband Powerline Modem

Revision History

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000 39

© 2013 Maxim Integrated Products, Inc. Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[MAX2982GCD/V+](https://www.mouser.com/access/?pn=MAX2982GCD/V+)