

# Digital MEMS Vibration Sensor with Embedded RF Transceiver

# Data Sheet **[ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf)[/ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf)**

### <span id="page-0-0"></span>**FEATURES**

**Wireless vibration system, 902.5 MHz to 927.5 MHz Clear channel assessment and packet collision avoidance Error detection and correction in radio frequency (RF) protocol Programmable RF output power Gateway node (ADIS16000) SPI to RF function Manage up to 6 sensor nodes Sensor node (ADIS16229) Dual axis, ±18** *g* **MEMS accelerometer 5.5 kHz sensor resonant frequency Digital FFT range settings: 1** *g***, 5** *g***, 10** *g***, and 20** *g*  **Sample rate up to 20 kSPS Programmable wake-up capture, update cycle times 512-point, real valued FFT Rectangular, Hanning, and flat top window options Programmable decimation filter, 11 rate settings Multirecord capture for selected filter settings Manual capture mode for time domain data collection Programmable FFT averaging of up to 255 averages Record storage: 14 FFT records on two axes (x and y) Programmable alarms, 6 spectral bands, 2 levels Adjustable response delay to reduce false alarms Internal self-test with status flags Digital temperature and power supply measurements Identification registers: serial number, device ID, user ID 37.8 mm × 22.8 mm × 8.8 mm MCML package (ADIS16000) 37.8 mm × 22.8 mm × 13.5 mm MCML package (ADIS16229) Single-supply operation: 3.0 V to 3.6 V Operating temperature range of −40°C to +85°C [E](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf)READISTED ANDEL AND <b>CONS**<br> **OR SERIEV AND ANOTHING** 

# <span id="page-0-1"></span>**APPLICATIONS**

**Vibration analysis Condition monitoring Machine health Instrumentation and diagnostics Safety shutoff sensing**

### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) and [ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) enable the creation of a simple wireless vibration sensing network for a wide variety of industrial equipment applications. The [ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) provides the gateway function, which manages the network, while th[e ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) provides the remote sensing function.

The ADIS16229 *i*Sensor® is a complete wireless vibration sensor node that combines dual axis acceleration sensing with advanced time domain and frequency domain signal processing. Time domain signal processing includes a programmable decimation filter and selectable windowing function. Frequency domain processing includes a 512-point, real valued fast Fourier transform (FFT); FFT magnitude averaging; and programmable spectral alarms. The FFT record storage system offers users the ability to track changes over time and capture FFTs with multiple decimation filter settings.

The dynamic range, bandwidth, sample rate, and noise performance of the ADIS16229 are well suited for a wide variety of machine health and production equipment monitoring systems. This device also provides a number of wireless configuration parameters, enabling a wide level of flexibility in managing the trade-off between battery life and communication frequency.

The ADIS16000 serial peripheral interface (SPI) provides simple connectivity with most embedded processor platforms, and the SMA connector interface enables the use of many different antennas. This module supports up to si[x ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) devices at one time, using a proprietary wireless protocol.

The ADIS16000 module is available in a 37.8 mm  $\times$  22.8 mm  $\times$ 8.8 mm multichip chip module laminate (MCML) structure, and the ADIS16229 is available in a 37.8 mm  $\times$  22.8 mm  $\times$  13.5 mm MCML structure. Both have an SMA connector for simple antenna connection, have two mounting holes for simple installation, and support operation over a −40°C to +85°C temperature range. The ADIS16000 also includes a standard 1 mm, 14-pin connector for connecting to an embedded processor system. Th[e ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) provides a lead structure that enables simple connection with battery leads.

**Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADIS16000_229.pdf&product=ADIS16000_229&rev=0)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from itsuse. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

# ADIS16000/ADIS16229

# **TABLE OF CONTENTS**





<span id="page-1-0"></span>8/13-Revision 0: Initial Version

# <span id="page-2-0"></span>FUNCTIONAL BLOCK DIAGRAMS



# <span id="page-3-0"></span>**SPECIFICATIONS**

T<sub>A</sub> =  $-40^{\circ}$ C to +85°C, VDD = 3.3 V, unless otherwise noted.

### **Table 1.**



# <span id="page-4-0"></span>Data Sheet **ADIS16000/ADIS16229**



<sup>1</sup> The maximum range depends on the frequency of vibration.

<sup>2</sup> The digital input/output signals are 5 V tolerant.

<sup>3</sup> Endurance is qualified as per JEDEC Standard 22, Method A117, and measured at −40°C, +25°C, +85°C, and +125°C.

<sup>22</sup> Endurance is qualitied as per JEDEC stational 22, include ATT7, and theasured at  $-40$  C,  $+23$  C, 400 FT23 C.<br>
<sup>4</sup> Retention lifetime equivalent at junction temperature (T<sub>J</sub>) = 85°C as per JEDEC Standard 22, Method

# <span id="page-5-0"></span>**TIMING SPECIFICATIONS**

 $T_A = 25^{\circ}$ C, VDD = 3.3 V, unless otherwise noted. See [Figure 3](#page-5-1) and [Figure 4.](#page-5-2)

### **Table 2.**



<span id="page-5-2"></span><span id="page-5-1"></span>*Timing Diagrams*



# <span id="page-6-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 3.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. France Range<br>
experimental Range<br>
experimental C to +8S°C<br>
to +8S°C<br>
experimental discussions of contrast discharge<br>
through the discussion of discussions of the device at these or any<br>
mental discussions of the device at

# <span id="page-6-1"></span>**THERMAL RESISTANCE**

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

### **Table 4. Package Characteristics**



# <span id="page-6-2"></span>**ESD CAUTION**



# <span id="page-7-0"></span>PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





**Table 5[. ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) Pin Function Description** 

 $1 S =$  supply, O = output, I = input, and N/A = not applicable.

# Data Sheet **ADIS16000/ADIS16229**



# **Table 6. ADIS16229 Pin Function Descriptions**



 $1 S =$  supply.

# ADIS16000/ADIS16229 Data Sheet

# <span id="page-9-0"></span>THEORY OF OPERATION

Th[e ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) is the gateway node, and th[e ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) serves as the remote sensor node in a wireless vibration monitoring system. Using a proprietary wireless protocol, on[e ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) can support up to si[x ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) nodes at one time in a local star network configuration (see [Figure 9\)](#page-9-4). As the gateway node, the SPI interface of the [ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) provides access to an addressable register map that manages configuration parameters (gateway and sensor node), remote alarm flags, and remote vibration data. The SPI interface of the ADIS16000 enables simple connection to most embedded processors, and its standard SMA connector supports direct connection to a wide variety of antennas. Th[e ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) requires only an antenna and battery to start up and connect with the ADIS16000 to begin operation.

# <span id="page-9-1"></span>**SENSING ELEMENT**

Digital vibration sensing in the ADIS16229 starts with a MEMS accelerometer core on two different axes. Accelerometers translate linear changes in velocity into a representative electrical signal, using a micromechanical system like the one shown in Figure 8. The mechanical part of this system includes two different frames, one fixed and one moving, that have a series of plates to form a variable, differential capacitive network. When experiencing the force associated with gravity or acceleration, the moving frame changes its physical position with respect to the fixed frame, which results in a change in capacitance. Tiny springs tether the moving frame to the fixed frame and govern the relationship between acceleration and physical displacement. A modulation signal on the moving plate feeds through each capacitive path into the fixed frame plates and into a demodulation circuit, which produces the electrical signal that is proportional to the acceleration acting on the device.



# <span id="page-9-5"></span><span id="page-9-2"></span>**SIGNAL PROCESSING**

Figure 10 offers a simplified block diagram for the [ADIS16229.](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) The signal processing stage includes time-domain data capture, digital decimation/filtering, windowing, FFT analysis, FFT averaging, and record storage. See Figure 18 for more details on the signal processing operation.

# <span id="page-9-3"></span>**SENSOR COMMUNICATION**

The ADIS16000 provides access to the ADIS16229 through dedicated pages in the register structure. When th[e ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) communicates with a remote ADIS16229, it copies all configuration information in these registers to their respective locations in the ADIS16229 and acquires all of the data in the output registers and data records of the ADIS16229.



<span id="page-9-6"></span><span id="page-9-4"></span>*Figure 10[. ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) Simplified Block Diagram*

# <span id="page-10-0"></span>**GATEWAY COMMUNICATION**

### *SPI Interface*

The data collection and configuration command uses the SPI, which consists of four wires. The chip select  $(\overline{CS})$  signal activates the SPI interface, and the serial clock (SCLK) synchronizes the serial data lines. Input commands clock into the DIN pin, one bit at a time, on the SCLK rising edge. Output data clocks out of the DOUT pin on the SCLK falling edge. Because th[e ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) serves only as an SPI slave, the DOUT contents reflect the information requested using a DIN command.

### *Register Organization*

The memory map for the ADIS16000 contains seven pages of user accessible registers, which enable simple organization of both local (gateway) and remote (sensor) functions. Each page has a page control register (PAGE\_ID), which is located at Address 0x00. The contents in this location contain the number that represents the active page. For example, if Address 0x00 has 0x05 in it, Page 5 is the active page. Change the active page assignment by writing a new value (between 0x00 and 0x06) to Address 0x00. For example, write  $0x02$  to Address  $0x00$  (DIN =  $0x8002$ ) to gain access to the registers in Page 2. equested using a DIN command.<br> **PERI[O](#page-12-0)DIO**<br> **PERIODIO**<br> **PERIODIO**<br> **CEORET TRANSIGNOS**<br> **CEORET** 

Each 16-bit register has its own unique bit assignment and two addresses: one for its upper byte and one for its lower byte. Table 10 an[d Table 11](#page-12-1) provide more details on these memory maps, which list each register, along with its function and lower byte address.

#### <span id="page-10-2"></span>**Table 7. ADIS16000 Register Map Page Organization**



### *Dual Memory Structure*

The user registers provide addressing for all input/output operations in the SPI interface. The control registers use a dual memory structure (se[e Figure 11\)](#page-10-1). The controller uses static random access memory (SRAM) registers for normal operation, including user configuration commands. The flash memory provides nonvolatile storage for control registers that have flash backup (see [Table 10](#page-12-0) an[d Table 11\)](#page-12-1). When the device powers on or resets, the flash memory contents load into the SRAM, and the device starts producing data according to the configuration in the control registers. Storing configuration data in the flash memory requires a manual flash update command. For th[e ADIS16000,](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) set  $DIN = 0x8000$  (access Page 0), then set  $DIN = 0x9240$  (set  $GLOB\_CMD_S[6] = 1$ . For a remote [ADIS16229,](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) use the following steps to update its flash:

- 1. Turn to its page (for example, set  $\text{DIN} = 0 \times 8001$  to access Sensor Node 1).
- 2. Set  $DIN = 0xB640$  (GLOB\_CMD\_S[6] = 1).
- 3. Set  $\text{DIN} = 0 \times 8000$  (turn to Page 0).
- 4. Set  $\text{DIN} = 0 \times 9202 \text{ (GLOB\_CMD_G[1] = 1)}$ .



<span id="page-10-1"></span>*Figure 11. SRAM and Flash Memory Diagram*

# <span id="page-11-0"></span>BASIC OPERATION OF THE ADIS16000

When th[e ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) has appropriate power on the VDD pin, it automatically begins a self-initialization process. When this process is completed, the SPI interface is activated and provides access to its register structure. The SPI interface supports connectivity with most embedded processor platforms, using the connection diagram i[n Figure 12.](#page-11-3) The factory default configuration for DO1 provides a busy indicator signal that indicates when to avoid SPI communication requests.



*Figure 12. Electrical Hook-Up Diagram* 

#### <span id="page-11-3"></span>**Table 8. Generic Master Processor Pin Names and Functions**



The [ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) SPI interface supports full duplex serial communication (simultaneous transmit and receive) and uses the bit sequence shown in Figure 16. Table 9 provides a list of the most common settings that require attention to initialize a processor serial port for the ADIS16000 SPI interface.

#### <span id="page-11-5"></span>**Table 9. Generic Master Processor SPI Settings**



[Table 10](#page-12-0) an[d Table 11](#page-12-1) provide lists of user registers with their lower byte addresses. Each register consists of two bytes, each of which has its own unique 7-bit address. [Figure 13](#page-11-6) relates the bits of each register to their upper and lower addresses.



*Figure 13. Generic Register Bit Definitions*

### <span id="page-11-6"></span><span id="page-11-1"></span>**SPI WRITE COMMANDS**

User control registers govern many internal operations. The DIN bit sequence in Figure 16 provides the ability to write to these registers, one byte at a time. Some configuration changes and functions require only one write cycle. For example, set PAGE  $ID[7:0] = 1$  ( $DIN = 0x8001$ ) to select Page 1 of the register map.



# <span id="page-11-2"></span>**SPI READ COMMANDS**

A single register read requires two 16-bit SPI cycles that also use the bit assignments shown in Figure 16. The first sequence sets  $\overline{R}/W = 0$  and communicates the target address (Bits[A6:A0]). Bits[D7:D0] are don't care bits for a read DIN sequence. DOUT clocks out the requested register contents during the second sequence. The second sequence can also use DIN to set up the next read. Figure 15 provides a signal diagram for all four SPI signals while reading the PROD\_ID\_G. In this diagram,  $DIN = 0x1600$  and  $DOUT$  reflects the decimal equivalent of 16,000. **[S](#page-11-5)EX ARE COMMAINDS**<br>
SEX ARE COMMAINS USE COMMAINS USE COMMAINS USE COMMAINS USE COMMAINS USE<br>
SEX ADIST0800<br>
SEX ADIST0800<br>
SEX ADIST0800<br>
MISOR [OB](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf)RIGATION COMMAINS UNI[TE](#page-11-4) COMMAINDS<br>
SEX ADIST080<br>
MISOR OBRIGATION COMMAI



<span id="page-11-7"></span>

<span id="page-11-4"></span>

11483-011

*Figure 16. Example SPI Read Sequence*

# Data Sheet **ADIS16000/ADIS16229**

#### <span id="page-12-0"></span>**Table 10. User Register Memory Map, PAGE\_ID = 0x0000**



 $1 N/A$  = not applicable.

# <span id="page-12-1"></span>**Table 11. User Register Memory Map, PAGE\_ID ≥ 0x0001 (Registers Representing Remote ADIS16229 Units)**



# <span id="page-13-0"></span>ADIS16000/ADIS16229 Data Sheet



 $1 N/A$  = not applicable.

<sup>2</sup> All registers in Page 1, Page 2, Page 3, Page 4, Page 5, and Page 6 read 0x0000 prior to connecting with the ADIS16229.

# <span id="page-14-0"></span>NETWORK MANAGEMENT

When th[e ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) and th[e ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) have an appropriate supply voltage across their VDD and GND pins, they both selfinitialize and prepare themselves for connecting. After completing this process, the [ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) starts sending connection requests to any availabl[e ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) devices within range. The system microcontroller manages the response of the [ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) to these requests, using the CMD\_DATA (see [Table 12\)](#page-14-4) and GLOB\_CMD\_G registers (see [Table 13\)](#page-14-3), which are both in Page 0 of the ADIS16000. Adding an ADIS16229 network requires the following two steps:

- 1. Set GLOB\_CMD\_G[0] = 1 (DIN = 0x9201, in Page 0).
- 2. Wait 500  $\mu$ s and then write the node number (between 0 and 6) to the CMD\_DATA register.

After this second step, the connection process can take up to 10 seconds after writing this code. Removing a sensor from the network uses a similar two-step process: write the sensor node number to the CMD\_DATA register, and then set  $GLOB\_CMD_G[8] = 1 (DIN = 0x9301, Page 0).$ 

# <span id="page-14-4"></span>**Table 12. CMD\_DATA,**

#### **Page 0, Low Byte Address = 0x14, Read/Write**



#### <span id="page-14-3"></span>**Table 13. GLOB\_CMD\_G,**

#### **Page 0, Low Byte Address = 0x12, Write Only**



Set GLOB\_CMD\_G[1] = 1 ( $DIN = 0x9202$ ) to initialize an update of all of the registers, except those associated with the spectral alarms. Set GLOB\_CMD\_G[12] = 1 ( $DIN = 0x9310$ ) to update all of the alarm registers, after configuring them. Separating this function helps manage the flash memory endurance. The NETWORK\_ID register (se[e Table 14\)](#page-14-1) provides a user configurable identification number in its lower byte and provides a separate 8-bit number for application-specific information that does not influence the operation of the ADIS16000.

#### <span id="page-14-1"></span>**Table 14. NETWORK\_ID,**

#### **Page 0, Low Byte Address = 0x02, Read/Write**



The SENS\_ID register (see Table 15) contains the value 0x0000 when a particular page in the **ADIS16000** memory map is not managing a specific ADIS16229 connection. When a page is managing a connection with an ADIS16229, the lower byte indicates the assigned node number within the network.

### <span id="page-14-5"></span>**Table 15. SENS\_ID,**

#### **Page 1 to Page 6, Low Byte Address = 0x02, Read Only**



#### *Receiver Signal Strength*

The RSSI\_G and RSSI\_S registers (see Table 16 and [Table 17\)](#page-14-6) provide tools for tuning the transmission power control at each location. Keep the transmission power high enough to maintain at least −92 dBm in these registers for best communication reliability.

#### <span id="page-14-2"></span>**Table 16. RSSI\_G,**

#### **Page 0, Low Byte Address = 0x0A, Read Only**



#### <span id="page-14-6"></span>**Table 17. RSSI\_S,**

**Page 1 to Page 6, Low Byte Address = 0x5A, Read Only**



### *Transmission Power Control*

Both the [ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) an[d ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) units provide controls for transmission power in the TX\_PWR\_CTRL\_G (se[e Table 18\)](#page-15-0) and TX\_PWR\_CTRL\_S (se[e Table 19\)](#page-15-2) registers. The registers provide users with the ability to optimize the transmission power for battery optimization and to manage interference influence on other networks. Note that compliance with FCC Part 15.247 involves limiting the transmission power to −1 dBm.

### <span id="page-15-0"></span>**Table 18. TX\_PWR\_CTRL\_G,**

#### **Page 0, Low Byte Address = 0x08, Read/Write**



#### <span id="page-15-2"></span>**Table 19. TX\_PWR\_CTRL\_S,**

#### **Page 1 to Page 6, Low Byte Address = 0x58, Read/Write**



### *Wireless Configuration*

The RF\_MODE register (see [Table 20\)](#page-15-3) provides a number of important wireless configuration parameters. Note that when the transmission power exceeds −1 dBm and the update period is less than 10 seconds, FCC Part 15.247 requires the use of frequency hopping.

#### <span id="page-15-3"></span>**Table 20. RF\_MODE,**

# **Page 1 to Page 6, Low Byte Address = 0x5C, Read/Write**



The UPDAT\_INT and INT\_SCL registers (se[e Table 21](#page-15-4) and Table 22) establish the time between wake-up events, where the remote ADIS16229 captures data, analyzes it, and communicates the information.

#### <span id="page-15-4"></span>**Table 21. UPDAT\_INT,**

#### **Page 1 to Page 6, Low Byte Address = 0x5E, Read/Write**



#### <span id="page-15-5"></span>**Table 22. INT\_SCL,**

#### **Page 1 to Page 6, Low Byte Address = 0x60, Read/Write**



The TEST\_MODE register (see Table 23) provides specific test modes for FCC testing.

#### <span id="page-15-1"></span>**Table 23. TEST\_MODE,**





# Data Sheet **ADIS16000/ADIS16229**

# *Communication Tools*

The PKT\_TIME\_H (upper word) and PKT\_TIME\_L (lower word) registers provide a 32-bit timer for tracking the relative times associated with packet transmission times. When the timer reaches its maximum value of 0xFFFFFFFF, it automatically starts over at 0x00000000.

#### <span id="page-16-1"></span>**Table 24. PKT\_TIME\_L,**



<span id="page-16-2"></span>**Table 25. PKT\_TIME\_H,** 





The NW\_ERROR\_STAT register (see Table 26) provides all of the error flags associated with the wireless communication.

### <span id="page-16-0"></span>**Table 26. NW\_ERROR\_STAT, Page 0, Low Byte Address = 0x06, Read Only**



#### <span id="page-16-3"></span>**Table 27. PKT\_ERROR\_STAT,**





# ADIS16000/ADIS16229 Data Sheet

# <span id="page-17-0"></span>SENSOR NODE RECORDING MODE AND SIGNAL PROCESSING

Th[e ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_229.pdf) provides a complete sensing system for recording and monitoring vibration data. [Figure 17](#page-17-3) provides a simplified block diagram for the signal processing associated with spectral record acquisition on both axes (x and y). User registers provide controls for data type (time or frequency), trigger mode (manual or automatic), collection mode (real time or capture), sample rates and filtering, windowing, FFT averaging, spectral alarms, and input/output management.

# <span id="page-17-1"></span>**RECORDING MODE**

The recording mode selection establishes the data type (time or frequency domain), trigger type (manual or automatic), and data collection (captured or real time). The REC\_CTRL1[1:0] bits (se[e Table 28\)](#page-17-2) provide four operating modes: manual FFT, automatic FFT, manual time capture, and real time. After REC\_CTRL1 is set, the manual FFT, automatic FFT, and manual time capture modes require a start command to start acquiring a spectral or time domain record. All of these modes automatically trigger when the sensor receives the configuration packet from the gateway. Set GLOB\_CMD\_S[11] = 1 to halt the operation and wait for further instructions from the ADIS16000.

### *Manual FFT Mode*

Set  $REC_CTRL1[1:0] = 00$  to place the device in manual FFT mode, which triggers a single FFT cycle. When the spectral record is complete, the device transmits the data to the ADIS16000 and waits for another start command.

# *Automatic FFT Mode*

Set REC\_CTRL1 $[1:0] = 01$  to place the device in automatic FFT mode. Use the UPDAT\_INT and INT\_SCL registers to establish the period between wake-up times, which triggers data capture, FFT computation, and analysis.

# *Manual Time Capture Mode*

Set  $REC_CTRL1[1:0] = 10$  to place the device into manual time capture mode, which results in triggering a single time domain data capture. When the device operates in this mode, 512 samples of time domain data are loaded into the buffer for each axis.

This data goes through all time domain signal processing, except the preFFT windowing, prior to loading into the data buffer for user access. When the data record is complete, the device transmits the data to th[e ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) and waits for another start command.

### *Real-Time Mode*

Set  $REC_CTRL1[1:0] = 11$  to place the device into real-time mode. In this mode, the device samples only one axis, at a rate of 5 kSPS, and provides data on its output register at the SR0 sample rate setting in AVG\_CNT[3:0] (se[e Table 29\)](#page-19-2). Select the axis of measurement in this mode by reading its assigned register. For example, select the x-axis by reading X\_BUF, using DIN = 0x0600. See Table 60 or Table 61 for more information on the x\_BUF registers. No other ADIS16229 nodes are able to communicate with the ADIS16000 when one of the [ADIS16229](http://analog.com/ADIS16229?doc=ADIS16000_ADIS16229.pdf) nodes is in real-time mode.

### <span id="page-17-2"></span>**Table 28. REC\_CTRL1,**



 $<sup>1</sup>$  N/A = not applicable.</sup>

<span id="page-17-3"></span>

*Figure 17. Simplified Block Diagram* 

# <span id="page-18-0"></span>**SPECTRAL RECORD PRODUCTION**

Th[e ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) produces a spectral record by taking a time record of data on both axes, then scaling, windowing, and performing an FFT process on each time record. This process is repeated for a programmable number of FFT averages, with the FFT result of each cycle accumulating in the data buffer. After completing the selected number of cycles, the FFT averaging process completes by scaling the data buffer contents. Then the data buffer contents are available to the SPI and output data registers.

# <span id="page-18-1"></span>**SAMPLE RATE AND FILTERING**

<span id="page-18-2"></span>The sample rate for each axis is 20 kSPS. The internal ADC samples both axes in a time-interleaving pattern (x1, y1, x2, y2, and so on) that provides even distribution of data across the data record. The averaging/decimating filter provides a control for the final sample rate in the time record. By averaging and decimating the time domain data, this filter provides the ability to focus the spectral record on lower bandwidths, producing finer frequency resolution in each FFT frequency bin. The AVG\_CNT register (see

[Table 29\)](#page-19-2) provides the settings for the four different sample rate options in REC\_CTRL1[11:8] (SRx in [Table 28\)](#page-17-2). All four options are available when using the manual FFT, automatic FFT, and manual time capture modes. When more than one sample rate option is enabled while the device is in one of the manual modes, the device produces a spectral record for one SRx at a time, starting with the lowest number. After completing the spectral record for one SRx option, the device waits for another start command before producing a spectral record for the next SRx option that is enabled in REC\_CTRL1[11:8]. When more than one sample rate option is enabled while the device is in the automatic FFT mode, the device produces a spectral record for one SRx option and then waits for the next automatic trigger, which occurs based on the UPDAT\_INT and INT\_SCL registers (see Table 21 and Table 22). See Figure 19 for more details on how multiple SRx options influence data collection and spectral record production. When real-time mode is used, the output data rate reflects the SR0 setting.



<span id="page-18-3"></span>*Figure 19. Spectral Record Production, with All SRx Settings Enabled* 

# ADIS16000/ADIS16229 Data Sheet

[Table 30](#page-19-3) provides a list of SRx settings available in the AVG\_CNT register (se[e Table 29\)](#page-19-2), along with the resulting sample rates, FFT bin widths, bandwidth, and estimated total noise. Note that each SRx setting also has associated range settings in the REC\_CTRL2 register (se[e Table 31\)](#page-20-5) and the FFT averaging settings that are shown in the FFT\_AVG1 and FFT\_AVG2 registers (see [Table 35](#page-21-4) an[d Table 36,](#page-21-5) respectively).

### <span id="page-19-2"></span>**Table 29. AVG\_CNT,**





#### <span id="page-19-3"></span>**Table 30. Sample Rate Settings and Filter Performance**



# <span id="page-19-0"></span>**DYNAMIC RANGE AND SENSITIVITY**

The range of the [ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) accelerometers depends on the frequency of the vibration. The accelerometers have a selfresonant frequency of 5.5 kHz, and the signal conditioning circuit applies a single-pole, low-pass filter (2.5 kHz) to the response. The self-resonant behavior of the accelerometer influences the relationship between vibration frequency and dynamic range[. Figure 20](#page-19-4) displays the response to peak input amplitudes, assuming a sinusoidal vibration signature at each frequency. The accelerometer resonance and low-pass filter also influence the magnitude response, as shown in [Figure 21.](#page-19-1) 



<span id="page-19-4"></span><span id="page-19-1"></span>*Figure 21. Magnitude/Frequency Response* 

# <span id="page-20-0"></span>**DYNAMIC RANGE SETTINGS**

REC\_CTRL2 (se[e Table 31\)](#page-20-5) provides four range settings that are associated with each sample rate option, SRx. The range options referenced in REC\_CTRL2 reflect the maximum dynamic range, which occurs at the lower part of the frequency range and does not account for the decrease in range (se[e Figure 20\)](#page-19-4). For example, set REC\_CTRL2 $[5:4] = 10$  (DIN = 0x9C20) to set the peak acceleration ( $A_{MAX}$ ) to 10  $g$  on the SR2 sample rate option. These settings optimize FFT precision and sensitivity when monitoring lower magnitude vibrations. For each range setting in [Table 31,](#page-20-5) this stage scales the time domain data so that the maximum value equates to 215 LSBs for time domain data and 216 LSBs for frequency domain data.

Note that the maximum range for each setting is 1 LSB smaller than the listed maximum. For example, the maximum number of codes in the frequency domain analysis is  $2^{16}$  – 1, or 65,535. When using a range setting of 1 *g* in one of the FFT modes, the maximum measurement is equal to 1 *g* times  $2^{16} - 1$ , divided by  $2^{16}$ . See [Table 32 f](#page-20-6)or the resolution associated with each setting and [Figure 18 f](#page-18-2)or the location of this operation in the signal flow diagram. The real-time mode automatically uses the 20 *g* range setting.

#### <span id="page-20-5"></span>**Table 31. REC\_CTRL2,**

#### **Page 1 to Page 6, Low Byte Address = 0x1C, Read/Write**



#### <span id="page-20-6"></span>**Table 32. Range Settings and LSB Weights**



#### **Scale Adjustment**

The x\_SENS registers (see [Table 33 a](#page-20-3)nd [Table 34\)](#page-20-4) provide a fine-scale adjustment function for each axis. The following equation describes how to use measured and ideal values to calculate the scale factor for each register in LSBs:

$$
SCFx = \left[\frac{a_{xI}}{a_{xM}} - 1\right] \times 2^{18}
$$

where:

*aXI* is the ideal x-axis value.  $a_{XX}$  is the actual x-axis measurement.

These registers contain correction factors, which come from the factory calibration process. The calibration process records accelerometer output in four different orientations and computes the correction factors for each register.

These registers also provide write access for in-system adjustment. Gravity provides a common stimulus for this type of correction process. Use both +1 *g* and −1 *g* orientations to reduce the effect of offset on this measurement. In this case, the ideal measurement is 2 *g*, and the measured value is the difference of the accelerometer measurements at +1 *g* and −1 *g* orientations. The factoryprogrammed values are stored in flash memory and are restored by setting GLOB\_CMD\_S[3] = 1 (DIN =  $0xB604$ ). See [Table 75.](#page-28-13)

#### <span id="page-20-3"></span>**Table 33. X\_SENS,**





#### <span id="page-20-4"></span>**Table 34. Y\_SENS,**





#### <span id="page-20-1"></span>**PREFFT WINDOWING**

REC\_CTRL1[13:12] provides three options for preFFT windowing of time data. For example, set REC\_CTRL1[13:12] = 01 to use the Hanning window, which offers the best amplitude resolution of the peaks between frequency bins and minimal broadening of peak amplitudes. The rectangular and flat top windows are also available because they are common windowing options for vibration monitoring. The flat top window provides accurate amplitude resolution with a trade-off of broadening the peak amplitudes.

# <span id="page-20-2"></span>**FFT**

The FFT process converts each 512-sample time record into a 256-point spectral record that provides magnitude vs. frequency data.

# <span id="page-21-0"></span>**FFT AVERAGING**

The FFT averaging function combines multiple FFT records to reduce the variation of the FFT noise floor, enabling detection of lower vibration levels. Each SRx option in the REC\_CTRL1 register has its own FFT average control, which establishes the number of FFT records to average into the final FFT record. To enable this function, write the number of averages for each SRx option that is enabled in the REC\_CTRL1 register to the FFT\_AVGx registers. For example, set FFT\_AVG2[15:8] = 0x10  $(DIN = 0x9110)$  to set the number of FFT averages to 16 for the SR3 sample rate option.

#### <span id="page-21-4"></span>**Table 35. FFT\_AVG1,**





#### <span id="page-21-5"></span>**Table 36. FFT\_AVG2,**

#### **Page 1 to Page 6, Low Byte Address = 0x10, Read/Write**



#### <span id="page-21-1"></span>**RECORDING TIMES**

When using automatic FFT mode, the automatic recording period (UPDAT\_INT, see Table 21) must be greater than the total recording time. Use the following equations to calculate the recording time:

#### Manual time mode

 $t_R = t_S + t_{PT} + t_{ST} + t_{AST}$ 

FFT modes

 $t_R = N_F \times (t_S + t_{PT} + t_{FFT}) + t_{ST} + t_{AST}$ 

[Table 37](#page-21-8) provides a list of the processing times and settings used in these equations.

### <span id="page-21-8"></span>**Table 37. Typical Processing Times**



The storage time  $(t<sub>ST</sub>)$  applies only when a storage method is selected in REC\_CTRL1[3:2] (se[e Table 28](#page-17-2) for more details about the record storage settings). The alarm scan time  $(t<sub>AST</sub>)$  applies only when the alarms are enabled in ALM\_CTRL[3:0] (se[e Table 42](#page-22-3) for more information). For systems that cannot use DO1 to monitor the status of these operations, understanding the recording time helps predict when data is available. Note that when using automatic FFT mode, the automatic recording period (UPDAT\_INT, see [Table 21\)](#page-15-4) must be greater than the total recording time.

# <span id="page-21-2"></span>**DATA RECORDS**

After the [ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) finishes processing the FFT data, it stores the data into the data buffer, where it is available for external access using the SPI and x\_BUF registers (see Table 60 an[d Table 61\)](#page-26-6). REC\_CTRL1[3:2] (see Table 28) provides programmable conditions for writing buffer data into the FFT records, which are in nonvolatile flash memory locations. Set REC\_CTRL1[3:2] = 01 to store buffer data into the flash memory records only when an alarm condition is met. Set REC\_CTRL1[3:2] = 10 to store every set of FFT data into the flash memory locations. The flash memory record provides space for a total of 14 records. Each record stored in flash memory contains a header and frequency domain (FFT) data from both axes, x and y. When all 14 records are full, new records do not load into the flash memory. The REC\_CNTR register (see Table 38) provides a running count for the number of records that are stored. Set GLOB\_CMD\_S[8] = 1 (DIN = 0xB701) to clear all of the records in flash memory. set for a single record, SR3 sample rate,<br> **OBSO**<br> **O** 

#### <span id="page-21-7"></span>**Table 38. REC\_CNTR,**





When used in conjunction with automatic trigger mode and record storage, FFT analysis for each sample rate option requires no additional inputs. Depending on the number of FFT averages, the time between each sample rate selection may be quite large. Note that selecting multiple sample rates reduces the number of records available for each sample rate setting, as shown i[n Table 39.](#page-21-9)

<span id="page-21-9"></span>



### <span id="page-21-3"></span>**FFT RECORD FLASH ENDURANCE**

The REC\_FLSH\_CNT register (see [Table 40\)](#page-21-6) increments when all 14 records contain FFT data.

#### <span id="page-21-6"></span>**Table 40. REC\_FLSH\_CNT,**

**Page 1 to Page 6, Low Byte Address = 0x4A, Read Only**



# <span id="page-22-0"></span>SENSOR NODE SPECTRAL ALARMS

The alarm function offers six spectral bands for alarm detection. Each spectral band has high and low frequency definitions, along with two different trigger thresholds (Alarm 1 and Alarm 2) for each accelerometer axis[. Table 41](#page-22-4) provides a summary of each register used to configure the alarm function.



#### <span id="page-22-4"></span>**Table 41. Alarm Function Register Summary**

The ALM\_CTRL register (see Table 42) provides control bits that enable the spectral alarms of each axis, configures the system alarm, sets the record delay for the spectral alarms, and configures the clearing function for the DIAG\_STAT\_S error flags (see [Table 86\)](#page-29-7).

#### <span id="page-22-3"></span>**Table 42. ALM\_CTRL,**

# **Page 1 to Page 6, Low Byte Address = 0x30, Read/Write**



### <span id="page-22-1"></span>**ALARM DEFINITION**

The alarm function provides six programmable spectral bands, as shown i[n Figure 22.](#page-22-5) Each spectral alarm band has lower and upper frequency definitions for all of the sample rate options (SRx). It also has two independent trigger level settings, which are useful for systems that value warning and fault condition indicators.



<span id="page-22-5"></span>*Figure 22. Spectral Band Alarm Setting Example, ALM\_PNTR = 0x03* 

Select the spectral band for configuration by writing its number (1 to 6) to ALM\_PNTR[2:0] (see Table 43). Then select the sample rate option using ALM\_PNTR[9:8]. This number represents a binary number, which corresponds to the x in the SRx sample rates option associated with REC\_CTRL1[11:8] (see [Table 28\)](#page-17-2). For example, set  $ALM_PNTR[7:0] = 0x05$  ( $DIN = 0xAC05$ ) to select Alarm Spectral Band 5, and set ALM\_PNTR[15:8] = 0x02 (DIN = 0xAC02) to select the SR2 sample rate option.

#### <span id="page-22-2"></span>**Table 43. ALM\_PNTR,**





# ADIS16000/ADIS16229 Data Sheet

### *Alarm Band Frequency Definitions*

After the spectral band and sample rate settings are set, program the lower and upper frequency boundaries by writing their bin numbers to the ALM\_F\_LOW register (see [Table 44\)](#page-23-2) and ALM\_F\_HIGH register (see [Table 45\)](#page-23-3). Use the bin width definitions listed i[n Table 30](#page-19-3) to convert a frequency into a bin number for this definition. Calculate the bin number by dividing the frequency by the bin width associated with the sample rate setting. For example, if the sample rate is 5000 Hz and the lower band frequency is 400 Hz, divide that number by the bin width of 10 Hz to arrive at the 40<sup>th</sup> bin as the lower band setting. Then set ALM\_F\_LOW[7:0] =  $0x28$  (DIN = 0xA028) to establish 400 Hz as the lower frequency for the 5000 SPS sample rate setting.

#### <span id="page-23-2"></span>**Table 44. ALM\_F\_LOW,**

#### **Page 1 to Page 6, Low Byte Address = 0x20, Read/Write**



#### <span id="page-23-3"></span>**Table 45. ALM\_F\_HIGH,**





#### *Alarm Trigger Settings*

The ALM\_x\_MAG1 and ALM\_x\_MAG2 registers (see Table 46 to [Table 49\)](#page-23-7) provide two independent trigger settings for both axes of acceleration data. They use the data format established by the range settings in the REC\_CTRL2 register (see Table 31) and recording mode in REC\_CTRL1[1:0] (see Table 28). For example, when using the 0 *g* to 1 *g* mode for FFT analysis, 32,768 LSB is the closest setting to 500 m*g*. Therefore, set ALM\_Y\_MAG2 = 0x8000 (DIN = 0xAB80, 0xAA00) to set the critical alarm to 500 m*g*, when using the 0 *g* to 1 *g* range option in REC\_CTRL2 for FFT records. Se[e Table 31](#page-20-5) and Table 32 for more information about formatting each trigger level. Note that the trigger settings associated with Alarm 2 must be greater than the trigger settings for Alarm 1. In other words, the alarm magnitude settings must meet the following criteria: **EVALUATION CONTEXTER AND CONTEXTE (SETTED 0.25 December by the only and Table 31 and Table 32 for the scale factor)<br>
Table 31 and Table 32 for the scale factor)<br>
<b>[OB](#page-20-6)** Characters (Fig. 2016). Read/Write<br> **OBB COBB [S](#page-20-5)INCE** 

ALM\_X\_MAG2 > ALM\_X\_MAG1 ALM\_Y\_MAG2 > ALM\_Y\_MAG1

#### <span id="page-23-4"></span>**Table 46. ALM\_X\_MAG1,**





#### <span id="page-23-5"></span>**Table 47. ALM\_Y\_MAG1,**

#### **Page 1 to Page 6, Low Byte Address = 0x26, Read/Write Bits Description (Default = 0x0000)**



#### <span id="page-23-6"></span>**Table 48. ALM\_X\_MAG2,**

**Page 1 to Page 6, Low Byte Address = 0x28, Read/Write**

#### **Bits Description (Default = 0x0000)**



# <span id="page-23-7"></span>**Table 49. ALM\_Y\_MAG2,**





### <span id="page-23-8"></span>**Table 50. ALM\_S\_MAG,**





# *Enable Alarm Settings*

Before configuring the spectral alarm registers, clear their current contents by setting GLOB\_CMD\_S[9] =  $1$  (DIN = 0xB702). After completing the spectral alarm band definitions, save the settings by setting GLOB\_CMD\_S[12] = 1 ( $DIN = 0xB710$ ). The device ignores the save command if any of these locations has already been written to.

# <span id="page-23-0"></span>**ALARM INDICATOR SIGNALS**

GPO\_CTRL[5:0] (see Table 84) and ALM\_CTRL[6] (se[e Table 42\)](#page-22-3) provide controls for establishing DO1 and DO2 as dedicated alarm output indicator signals. Use GPO\_CTRL[5:0] to select the alarm function for DO1 and/or DO2, then set ALM\_CTRL $[6] = 1$  to enable DO1 to serve as an Alarm 1 indicator and DO2 as an Alarm 2 indicator. This setting establishes DO1 to indicate Alarm 1 (warning) conditions and DO2 to indicate Alarm 2 (critical) conditions.

# <span id="page-23-1"></span>**ALARM FLAGS AND CONDITIONS**

The FFT header (see Table 70) contains both generic alarm flags (DIAG\_STAT\_S, see [Table 86\)](#page-29-7) and spectral band-specific alarm flags (ALM\_x\_STAT, se[e Table 51](#page-24-2) an[d Table 52\)](#page-24-3). The FFT header also contains magnitude (ALM\_x\_PEAK, se[e Table 53](#page-24-4) and [Table 54\)](#page-24-5) and frequency information (ALM\_x\_FREQ, see [Table 55](#page-24-6) and [Table 56\)](#page-24-7) associated with the highest magnitude of vibration content in the record.

# <span id="page-24-0"></span>**ALARM STATUS**

The ALM\_x\_STAT registers (see [Table 51](#page-24-2) and [Table 52\)](#page-24-3) provide alarm bits for each spectral band on the current sample rate option.

### <span id="page-24-2"></span>**Table 51. ALM\_X\_STAT,**





#### <span id="page-24-3"></span>**Table 52. ALM\_Y\_STAT,**





# <span id="page-24-1"></span>**WORST-CASE CONDITION MONITORING**

The ALM\_x\_PEAK registers (se[e Table 53](#page-24-4) and [Table 54\)](#page-24-5) contain the peak magnitude for the worst-case alarm condition in each axis. The ALM\_x\_FREQ registers (se[e Table 55](#page-24-6) and [Table 56\)](#page-24-7) contain the frequency bin number for the worst-case alarm condition.

# <span id="page-24-4"></span>**Table 53. ALM\_X\_PEAK,**

<span id="page-24-5"></span>

### <span id="page-24-7"></span>**Table 56. ALM\_Y\_FREQ,**



<span id="page-24-6"></span>FFT bin number; range = 0 to 255



# <span id="page-25-0"></span>READING OUTPUT DATA

After the [ADIS16229](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) updates the [ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) with its data, the data is available in the data buffer and FFT records, if selected. In manual time capture mode, the record for each axis contains 512 samples. In manual and automatic FFT mode, each record contains the 256-point FFT result for each accelerometer axis. [Table 57](#page-25-5) provides a summary of registers that provide access to processed sensor data.

<span id="page-25-5"></span>**Table 57. Output Data Registers (Sensor Nodes)**



# <span id="page-25-1"></span>**READING DATA FROM THE DATA BUFFER**

After completing a spectral record and updating each data buffer, the [ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) loads the first data sample from each data buffer into the x\_BUF registers (see Table 60 and Table 61) and sets the buffer index pointer in the BUF\_PNTR register (see Table 58) to 0x0000. The index pointer determines which data samples load into the x\_BUF registers. For example, writing 0x009F to the BUF\_PNTR register ( $DIN = 0x9300$ ,  $DIN = 0x929F$ ) causes the 160<sup>th</sup> sample in each data buffer location to load into the x\_BUF registers. The index pointer increments with every x\_BUF read command, which causes the next set of capture data to load into each capture buffer register automatically. This enables an efficient method for reading all 256 samples in a record, using sequential read commands, without having to manipulate the BUF\_PNTR register. **Data lie experience interest (see the property and line of the same reading the same** 



#### <span id="page-25-3"></span>**Table 58. BUF\_PNTR,**





# <span id="page-25-2"></span>**ACCESSING FFT RECORD DATA**

The FFT records can be stored in flash memory. The REC\_PNTR register (see Table 59) and GLOB\_CMD\_S[13] (see [Table 75\)](#page-28-8) provide access to the FFT records, as shown i[n Figure 24.](#page-25-6) For example, set  $REC_PNTR[7:0] = 0x0A$  (DIN = 0x940A) and  $GLOB\_CMD_S[13] = 1$  ( $DIN = 0xB720$ ) to load FFT Record 10 in the FFT buffer for SPI/register access.

#### <span id="page-25-4"></span>**Table 59. REC\_PNTR,**







<span id="page-25-6"></span>*Figure 24. FFT Record Access*

# <span id="page-26-0"></span>**DATA FORMAT**

[Table 60 a](#page-26-5)nd [Table 61 l](#page-26-6)ist the bit assignments for the x\_BUF registers. The acceleration data format depends on the range scale setting in REC\_CTRL2 (se[e Table 31\)](#page-20-5) and the recording mode settings in REC\_CTRL1 (see [Table 28\)](#page-17-2)[. Table 62](#page-26-9) provides some data formatting examples for the FFT mode, an[d Table 63](#page-26-10)  offers some data formatting examples for the 16-bit, twos complement format used in manual time mode.

#### <span id="page-26-5"></span>**Table 60. X\_BUF,**



#### <span id="page-26-6"></span>**Table 61. Y\_BUF,**





# <span id="page-26-9"></span>**Table 62. FFT Mode, 5** *g* **Range, Data Format Examples**



#### <span id="page-26-10"></span>**Table 63. Manual Time Mode, 5** *g* **Range, Data Format Examples**



# <span id="page-26-1"></span>**REAL-TIME DATA COLLECTION**

When using real-time mode, select the output channel by reading the associated x\_BUF register. For example, set  $DIN = 0x0880$ to select the y-axis sensor for sampling. After selecting the channel, use the data ready signal to trigger subsequent data reading of the Y\_BUF register. In this mode, use the time domain data formatting for a range setting of 20 *g*, as shown i[n Table 32.](#page-20-6) 

# <span id="page-26-2"></span>**POWER SUPPLY/TEMPERATURE**

Both the [ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) and th[e ADIS16229 o](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf)ffer power supply and temperature measurements. Th[e ADIS16229 p](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf)erforms these measurements at the end of each spectral record, while the [ADIS16000](http://www.analog.com/ADIS16000?doc=ADIS16000_16229.pdf) does so continuously. The power supply measurements (SUPPLY\_OUT\_x, see [Table 64 a](#page-26-4)nd [Table 65\)](#page-26-8) come from averaging a data record of 256 samples (50 kSPS). The temperature measurements (TEMP\_OUT\_x, see [Table 67](#page-26-3)  an[d Table 68\)](#page-26-7) come from averaging a data record of 64 samples, which cover a total time of 1.7 ms. When using real-time mode, these registers update only when this mode starts.

### <span id="page-26-4"></span>**Table 64. SUPPLY\_OUT\_G,**

#### **Page 0, Low Byte Address = 0x0E, Read Only**



### <span id="page-26-8"></span>**Table 65. SUPPLY\_OUT\_S,**





# **Table 66. Power Supply Data Format Examples**



#### <span id="page-26-3"></span>**Table 67. TEMP\_OUT\_G,**

#### **Page 0, Low Byte Address = 0x0C, Read Only**



#### <span id="page-26-7"></span>**Table 68. TEMP\_OUT\_S,**

#### **Page 1 to Page 6, Low Byte Address = 0x0A, Read Only**



#### **Table 69. Internal Temperature Data Format Examples**



# <span id="page-27-0"></span>**FFT EVENT HEADER**

Each FFT record has an FFT header containing information that fills all of the registers listed i[n Table 70.](#page-27-5) The information in these registers contains recording time, record configuration settings, status/error flags, and several alarm outputs. The registers listed i[n Table 70](#page-27-5) update with every record event and also update with record-specific information when using GLOB\_CMD\_S[13] (see [Table 75\)](#page-28-8) to retrieve a data set from the FFT record in flash memory.



**OBSOLETE**

#### <span id="page-27-5"></span>**Table 70. FFT Header Register Information**

The REC\_INFO1 register (see [Table 71\)](#page-27-3) and the REC\_INFO2 register (see [Table 72\)](#page-27-4) capture the settings associated with the current FFT record.

<span id="page-27-3"></span>

#### **Page 1 to Page 6, Low Byte Address = 0x4C, Read Only**



#### <span id="page-27-4"></span>**Table 72. REC\_INFO2,**





The TIME\_STMP\_x registers (see Table 73 an[d Table 74\)](#page-27-2) provide a relative time stamp that identifies the time for the current FFT record.

#### <span id="page-27-1"></span>**Table 73. TIME\_STMP\_L,**





#### <span id="page-27-2"></span>**Table 74. TIME\_STMP\_H,**

**Page 1 to Page 6, Low Byte Address = 0x42, Read Only**





# <span id="page-28-13"></span><span id="page-28-0"></span>SYSTEM TOOLS **GLOBAL COMMANDS**

<span id="page-28-1"></span>The GLOB\_CMD\_S register (se[e Table 75\)](#page-28-8) provides an array of single write commands for convenience. Setting the assigned bit to 1 activates each function. When the function completes, the bit restores itself to 0. For example, clear the capture buffers by setting GLOB\_CMD\_S $[8] = 1$  (DIN = 0xB701). All of the commands in the GLOB\_CMD\_S register require that the power supply be within normal limits for the execution times listed in [Table 75.](#page-28-8) 

#### <span id="page-28-8"></span>**Table 75. GLOB\_CMD\_S,**





# <span id="page-28-2"></span>**DEVICE IDENTIFICATION**

<span id="page-28-4"></span>**Table 76. LOT\_ID1\_G,** 

<span id="page-28-11"></span>

Page 0, Low Byte Address = 0x1A, Read Only	
<b>Bits</b>	<b>Description (Default = Not Applicable)</b>
[15:0]	Lot identification code
Table 77. LOT ID1 S, Page 1 to Page 6, Low Byte Address = 0x68, Read Only	
<b>Bits</b>	<b>Description (Default = Not Applicable)</b>
[15:0]	Lot identification code
Table 78. LOT ID2 G, Page 0, Low Byte Address = $0x1C$ , Read Only	
<b>Bits</b>	<b>Description (Default = Not Applicable)</b>

<span id="page-28-5"></span><sup>[15:0]</sup> Lot identification code

#### <span id="page-28-12"></span>**Table 79. LOT\_ID2\_S,**







#### <span id="page-28-3"></span>**Table 80. PROD\_ID\_G,**





#### <span id="page-28-9"></span>**Table 81. PROD\_ID\_S,**

**Page 1 to Page 6, Low Byte Address = 0x48, Read Only**



<span id="page-28-6"></span>**Table 82. SERIAL\_NUM\_G,** 





Table 83 shows a blank register that is available for writing userspecific identification.

#### <span id="page-28-10"></span>**Table 83. USER\_SCR,**





# <span id="page-28-7"></span>**Table 84. GPO\_CTRL,**

#### **Page 0, Low Byte Address = 0x2A, Read/Write**



# <span id="page-29-0"></span>**SYSTEM FLAGS**

Critical system flags are in the DIAG\_STAT\_x registers (see [Table 85 a](#page-29-5)nd [Table 86\)](#page-29-7) for eac[h ADIS16229.](http://www.analog.com/ADIS16229?doc=ADIS16000_16229.pdf) These flags indicate various indicators for monitoring the network. Multiple flags in these registers can be high at one time, and the flags persist (that is, go high again, after clearing) when the error conditions continue to exist. The flags in DIAG\_STAT\_S[6:0] remain in a latch condition until the problem clears or the flags are cleared using GLOB\_CMD\_S[4]. All of the alarm flags in the upper byte (DIAG\_STAT\_S[15:8] latch if ALM\_CTRL[7] = 1 (see [Table 42\)](#page-22-3).

# <span id="page-29-5"></span>**Table 85. DIAG\_STAT\_G,**





#### <span id="page-29-7"></span>**Table 86. DIAG\_STAT\_S,**

### **Page 1 to Page 6, Low Byte Address = 0x34, Read Only**



# **SELF-TEST**

<span id="page-29-1"></span>Set GLOB\_CMD\_S[2] = 1 ( $DIN = 0xB602$ ) (see [Table 75\)](#page-28-8) to run an automatic self-test routine, which reports a pass/fail result to DIAG\_STAT\_S[5] (see [Table 85\).](#page-29-5)

### **FLASH MEMORY MANAGEMENT**

<span id="page-29-2"></span>Set GLOB\_CMD\_S[5] = 1 (DIN =  $0xB620$ ) to run an internal checksum test on the flash memory, which reports a pass/fail result to DIAG\_STAT\_S[6]. The FLASH\_CNT\_S register (see [Table 87\)](#page-29-4) provides a running count of flash memory write cycles in each ADIS16229. This is a tool for managing the endurance of the flash memory. The FLASH\_CNT\_G (see [Table 87\)](#page-29-4) register provides this function for the ADIS16000 as well. Figure 25 quantifies the relationship between data retention and junction temperature.

#### **Table 87. FLASH\_CNT\_G,**

<span id="page-29-4"></span>



# **Table 88. FLASH\_CNT\_S,**

<span id="page-29-6"></span>





<span id="page-29-3"></span>Figure 25. Flash Memory Data Retention vs. Junction Temperature

**06-13-2013-A**

06-13-2013-A

# <span id="page-30-0"></span>OUTLINE DIMENSIONS



*Figure 26. 14-Pin Connector Multichip Chip Module Laminate [MCML] (ML-14-4) Dimensions shown in millimeters*

# ADIS16000/ADIS16229 Data Sheet



#### <span id="page-31-0"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D11483-0-8/13(0)** 



www.analog.com

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.](http://www.mouser.com/Analog-Devices): [ADIS16000AMLZ](http://www.mouser.com/access/?pn=ADIS16000AMLZ) [ADIS16229AMLZ](http://www.mouser.com/access/?pn=ADIS16229AMLZ) [ADIS16COM1/PCBZ](http://www.mouser.com/access/?pn=ADIS16COM1/PCBZ)