



0.25-Ω Low-Voltage Dual SPDT Analog Switch

FEATURES

- Low Voltage Operation
- Low On-Resistance - r_{ON} : 0.25 Ω @ 2.7 V
- -69 dB OIRR @ 2.7 V, 100 kHz
- MICRO FOOT® Package
- ESD Protection >2000 V

BENEFITS

- Reduced Power Consumption
- High Accuracy
- Reduce Board Space
- 1.6-V Logic Compatible
- High Bandwidth

APPLICATIONS

- Cellular Phones
- Speaker Headset Switching
- Audio and Video Signal Routing
- PCMCIA Cards
- Battery Operated Systems
- Relay Replacement

DESCRIPTION

The DG3535/DG3536 is a sub 1-Ω (0.25 Ω @ 2.7 V) dual SPDT analog switches designed for low voltage applications.

The DG3535/DG3536 has on-resistance matching (less than 0.05 Ω @ 2.7 V) and flatness (less than 0.2 Ω @ 2.7 V) that are guaranteed over the entire voltage range. Additionally, low logic thresholds makes the DG3535/DG3536 an ideal interface to low voltage DSP control signals.

The DG3535/DG3536 has fast switching speed with break-before-make guaranteed. In the On condition, all


switching elements conduct equally in both directions. Off-isolation and crosstalk is -69 dB @ 100 kHz.

The DG3535/DG3536 is built on Vishay Siliconix's high-density low voltage CMOS process. An eptaxial layer is built in to prevent latchup. The DG3535/DG3536 contains the additional benefit of 2,000-V ESD protection.


Packaged in space saving MICRO FOOT, the DG3535/DG3536 is a high performance, low r_{ON} switches for battery powered applications.

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



DG3535/DG3536
MICRO FOOT 10-Bump



Device Marking



3535 = Example Base Part Number
xxx = Data/Lot Traceability Code



TRUTH TABLE

Logic	NC1 and NC2	NO1 and NO2
0	ON	OFF
1	OFF	ON

ORDERING INFORMATION

Temp Range	Package	Part Number
-40 to 85°C	MICRO FOOT: 10-Bump (4x3, 0.5-mm Pitch, 238-μm Bump Height)	DG3535DB-T1—E1 DG3536DB-T1—E1



ABSOLUTE MAXIMUM RATINGS

Reference to GND

V+	-0.3 to +6 V
IN, COM, NC, NO ^a	-0.3 to (V+ + 0.3 V)
Continuous Current (NO, NC, COM)	±300 mA
Peak Current (Pulsed at 1 ms, 10% duty cycle)	±500 mA
Storage Temperature (D Suffix)	-65 to 150°C
Package Solder Reflow Conditions ^b	
IR/Convection	250°C

ESD per Method 3015.7	>2 kV
Power Dissipation (Packages) ^c	
MICRO FOOT: 10-Bump (4x3 mm) ^d	457 mW

- Notes:
- Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
 - Refer to IPC/JEDEC (J-STD-020B).
 - All bumps welded or soldered to PC Board.
 - Derate 5.7 mW/°C above 70°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SPECIFICATIONS (V+ = 3 V)							
Parameter	Symbol	Test Conditions Otherwise Unless Specified V+ = 3 V, ±10%, VIN = 0.5 or 1.4 V ^e	Temp ^a	Limits -40 to 85°C			Unit
				Min ^b	Typ ^c	Max ^b	
Analog Switch							
Analog Signal Range ^d	V _{NO} , V _{NC} , V _{COM}		Full	0		V+	V
On-Resistance ^d	r _{ON}	V+ = 2.7 V, V _{COM} = 0.6/1.5 V I _{NO} , I _{NC} = 100 mA	Room Full		0.25	0.4 0.5	Ω
r _{ON} Flatness ^d	r _{ON} Flatness		Room			0.15	
On-Resistance Match Between Channels ^d	Δr _{DS(on)}		Room			0.05	
Switch Off Leakage Current	I _{NO(off)} , I _{NC(off)}	V+ = 3.3 V, V _{NO} , V _{NC} = 0.3 V/3 V V _{COM} = 3 V/0.3 V	Room Full	-2 -20		2 20	nA
	I _{COM(off)}		Room Full	-2 -20		2 20	
Channel-On Leakage Current	I _{COM(on)}	V+ = 3.3 V, V _{NO} , V _{NC} = V _{COM} = 0.3 V/3 V	Room Full	-2 -20		2 20	
Digital Control							
Input High Voltage ^d	V _{INH}		Full	1.4			V
Input Low Voltage	V _{INL}		Full			0.5	
Input Capacitance	C _{in}		Full		10		pF
Input Current	I _{INL} or I _{INH}	V _{IN} = 0 or V+	Full	1		1	μA
Dynamic Characteristics							
Turn-On Time	t _{ON}	V _{NO} or V _{NC} = 2.0 V, R _L = 50 Ω, C _L = 35 pF	Room Full		52	82 90	ns
Turn-Off Time	t _{OFF}		Room Full		43	73 78	
Break-Before-Make Time	t _d	V _{NO} or V _{NC} = 2.0 V, R _L = 50 Ω, C _L = 35 pF	Full	1	6		
Charge Injection ^d	Q _{INJ}	C _L = 1 nF, V _{GEN} = 1.5 V, R _{GEN} = 0 Ω	Room		21		pC
Off-Isolation ^d	OIRR	R _L = 50 Ω, C _L = 5 pF, f = 100 KHz	Room		-69		dB
Crosstalk ^d	X _{TALK}		Room		-69		
N _O , N _C Off Capacitance ^d	C _{NO(off)}	V _{IN} = 0 or V+, f = 1 MHz	Room		145		pF
	C _{NC(off)}		Room		145		
Channel-On Capacitance ^d	C _{NO(on)}		Room		406		
	C _{NC(on)}		Room		406		
Power Supply							
Power Supply Current	I+	V _{IN} = 0 or V+	Room Full		0.001	1.0 1.0	μA


Notes:

- Room = 25°C, Full = as determined by the operating suffix.
- Typical values are for design aid only, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guarantee by design, nor subjected to production test.
- V_{IN} = input voltage to perform proper function.




TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


r_{ON} vs. V_{COM} and Supply Voltage




r_{ON} vs. Analog Voltage and Temperature (NC1)




Supply Current vs. Temperature




Supply Current vs. Input Switching Frequency







Leakage Current vs. Temperature





Leakage vs. Analog Voltage



TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)



TEST CIRCUITS




Logic "1" = Switch On
Logic input waveforms inverted for switches that have the opposite logic sense.

$$V_{OUT} = V_{COM} \left(\frac{R_L}{R_L + R_{ON}} \right)$$

FIGURE 1. Switching Time

TEST CIRCUITS



C_L (includes fixture and stray capacitance)







FIGURE 2. Break-Before-Make Interval



IN depends on switch configuration: input polarity determined by sense of switch.

FIGURE 3. Charge Injection



$$\text{Off Isolation} = 20 \log \frac{V_{\text{COM}}}{V_{\text{NO/NC}}}$$

FIGURE 4. Off-Isolation







FIGURE 5. Channel Off/On Capacitance

PACKAGE OUTLINE


MICRO FOOT: 10-BUMP (4 X 3, 0.5-mm PITCH, 0.238-mm BUMP HEIGHT)



Recommended Land Pattern



Top Side (Die Back)



NOTES (Unless Otherwise Specified):

1. Bump is Lead Free Sn/Ag/Cu.
2. Non-solder mask defined copper landing pad.
3. Laser Mark on silicon die back; back-lapped, no coating. Shown is not actual marking; sample only.

Dim	MILLIMETERS*		INCHES	
	Min	Max	Min	Max
A	0.688	0.753	0.0271	0.0296
A ₁	0.218	0.258	0.0086	0.0102
A ₂	0.470	0.495	0.0185	0.0195
b	0.306	0.346	0.0120	0.0136
D	1.980	2.020	0.0780	0.0795
E	1.480	1.520	0.0583	0.0598
e	0.5 BASIC		0.0197 BASIC	
S	0.230	0.270	0.0091	0.0106

* Use millimeters as the primary measurement.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?72961>.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Vishay:](#)

[DG3536DB-T1-E1](#)