



## IQS396 Datasheet

An Inductive/Capacitive ProxFusion® sensing device with an integrated haptics driver. The haptics LRA driver features internal H-bridge and H-bridge protection. Standalone operation offers efficient integration without the need for a master device. An optional I<sup>2</sup>C mode allows the configuration of multiple waveforms and auto-resonance.

### 1 Device Overview

The IQS396 is a ProxFusion® sensing device with an integrated haptics driver capable of driving Linear Resonant Actuator (LRA) motors. A ProxFusion channel event will trigger the haptic driver to allow effective feedback to the user. Standalone operation allows basic configuration via external strap options. The device also offers an I<sup>2</sup>C mode featuring configurable composite waveforms. The I<sup>2</sup>C mode features a closed-loop autoresonance algorithm. The autoresonance algorithm matches the resonant frequency of the driven motor in real time. Power consumption is optimised by automatic power mode management and an ultra-low power mode.

#### 1.1 Main Features

- > Standalone Mode
  - Sensor event triggers haptic feedback
  - Strap options allow for:
    - \* Sensitivity adjustment
    - \* Report rate adjustment
  - Digital output (active low, push-pull)
- > I<sup>2</sup>C Mode
  - I<sup>2</sup>C interface - Up to Fast Mode Plus (1 MHz)
  - Highly configurable effects
  - Convert to a standalone mode after power-on configuration
  - Configure and select between multiple effects
  - Fire-and-forget interface
  - Trigger haptic via sensor event or I<sup>2</sup>C command
  - Real-time closed loop autoresonance
  - Internal or external H-bridge
  - Selectable LRA drive frequency
- > Internal H-bridge protections
- > Ultra low power mode
- > Automatic power mode management
- > Design simplicity
  - PC software for configuration and debugging
- > Supply Voltage: 1.71 V to 3.6 V
- > QFN20 Package (3 × 3 × 0.55 mm) - 0.4 mm pitch




Figure 1.1: IQS396  
QFN20 Package

#### 1.2 Applications

- > User interface touch buttons
- > Doorbells and keypads



## Contents

<b>1</b>	<b>Device Overview</b>	<b>1</b>
1.1	Main Features . . . . .	1
1.2	Applications . . . . .	1
<b>2</b>	<b>Hardware Connections</b>	<b>5</b>
2.1	QFN20 Pinout . . . . .	5
2.2	Reference Schematic . . . . .	6
<b>3</b>	<b>Electrical Specifications</b>	<b>7</b>
3.1	Absolute Maximum Ratings . . . . .	7
3.2	General Operating Conditions . . . . .	7
3.3	Recommended Operating Conditions . . . . .	7
3.4	ProxFusion® Electrical Characteristics . . . . .	7
3.5	ESD Rating . . . . .	8
3.6	Reset Levels . . . . .	8
3.7	MCLR Pin Levels and Characteristics . . . . .	8
3.8	Digital I/O Characteristics . . . . .	9
3.9	I <sup>2</sup> C Characteristics . . . . .	9
3.10	H-Bridge Specifications . . . . .	10
3.11	Current Consumption . . . . .	10
<b>4</b>	<b>LRA Drive Theory</b>	<b>11</b>
<b>5</b>	<b>Autoresonance</b>	<b>12</b>
5.1	Operation . . . . .	12
5.2	Backoff . . . . .	12
5.3	Recommend Recalibrate . . . . .	13
<b>6</b>	<b>H-Bridge</b>	<b>14</b>
6.1	Settings . . . . .	14
6.1.1	Slew Rate . . . . .	14
6.1.2	Drive Strength . . . . .	14
6.1.3	Ground Inactive . . . . .	14
6.2	Protections . . . . .	14
6.2.1	Overcurrent Protection . . . . .	14
6.2.2	Over Temperature Protection . . . . .	15
6.2.3	Shoot-Through Protection . . . . .	15
6.3	External H-Bridge Support . . . . .	15
<b>7</b>	<b>Haptic Control and Monitoring</b>	<b>17</b>
7.1	Trigger Haptics Command . . . . .	17
7.2	I <sup>2</sup> C Control . . . . .	17
7.3	LRA Drive Frequency . . . . .	17
7.4	PWM Frequency . . . . .	17
7.5	Strict Failure . . . . .	17
<b>8</b>	<b>Haptic Effect Configuration</b>	<b>19</b>
8.1	Pattern Definition . . . . .	19
8.2	Stages . . . . .	20
<b>9</b>	<b>ProxFusion® Channel</b>	<b>22</b>



9.1	Sensing Modes . . . . .	22
9.2	Counts . . . . .	22
9.2.1	Counts Linearisation . . . . .	22
9.3	Button Event Detection . . . . .	22
9.3.1	Long-Term Average . . . . .	23
9.3.2	Direction . . . . .	23
9.3.3	LTA Reseeding . . . . .	24
9.4	Automatic Tuning Implementation . . . . .	24
9.4.1	Automatic Re-ATI . . . . .	25
9.5	Debouncing and Hysteresis . . . . .	25
<b>10</b>	<b>I<sup>2</sup>C Interface</b>	<b>26</b>
10.1	I <sup>2</sup> C Module Specification . . . . .	26
10.2	I <sup>2</sup> C Address . . . . .	26
10.2.1	Reserved I <sup>2</sup> C Address . . . . .	26
10.3	I <sup>3</sup> C Compatibility . . . . .	26
10.4	Memory Map Addressing . . . . .	26
10.5	Memory Map Data . . . . .	26
10.6	RDY/IRQ . . . . .	26
10.7	Read and Write Operations . . . . .	27
10.7.1	I <sup>2</sup> C Read From Specific Address . . . . .	27
10.7.2	I <sup>2</sup> C Write To Specific Address . . . . .	27
10.7.3	Modifying Bits Over I <sup>2</sup> C . . . . .	28
10.8	I <sup>2</sup> C Timeout . . . . .	28
10.9	Terminate Communication . . . . .	28
10.10	Invalid Communications Return . . . . .	29
10.11	Event Mode Communication . . . . .	29
10.11.1	Events . . . . .	29
10.11.2	Force Communication . . . . .	29
<b>11</b>	<b>I<sup>2</sup>C Memory Map</b>	<b>31</b>
<b>12</b>	<b>Ordering Information</b>	<b>36</b>
12.1	Ordering Code . . . . .	36
12.2	Top Marking . . . . .	36
<b>13</b>	<b>Package Information</b>	<b>37</b>
13.1	QFN20 Package Outline . . . . .	37
13.2	QFN20 Recommended Footprint . . . . .	39
13.3	Tape and Reel Specifications . . . . .	40
<b>A</b>	<b>Memory Map Descriptions</b>	<b>41</b>
A.1	System Commands (0x1000) . . . . .	41
A.2	Power Settings (0x1001) . . . . .	41
A.3	Event Masks (0x1002) . . . . .	42
A.4	ULP and Watchdog Settings (0x1003) . . . . .	42
A.5	ProxFusion Settings 0 (0x1012) . . . . .	43
A.6	ProxFusion Settings 1 (0x1013) . . . . .	43
A.7	Proximity Debounce (0x1028) . . . . .	43
A.8	Touch Debounce (0x102C) . . . . .	44
A.9	ProxFusion Dividers (0x104A) . . . . .	44
A.10	Haptics Control (0x104E) . . . . .	44



A.11	Over-Temperature Settings (0x104F) . . . . .	44
A.12	H-Bridge Setup (0x1050) . . . . .	45
A.13	Pattern Setup (0x105C, 0x1067, 0x1072, ..., 0x109E) . . . . .	46
A.14	Waveform Pattern Selection (0x1100, 0x1107, 0x110E) . . . . .	46
A.15	Power Mode Flags (0x2000) . . . . .	47
A.16	Device Status (0x2001) . . . . .	47
A.17	Event Flags (0x2002) . . . . .	47
A.18	ProxFusion States (0x2003) . . . . .	48
A.19	Button Event Flags (0x2005) . . . . .	48
<b>B</b>	<b>Revision History</b>	<b>49</b>

## 2 Hardware Connections

### 2.1 QFN20 Pinout




Figure 2.1: QFN20 Pinout

Table 2.1: QFN20 Pin Descriptions

Pin	Name	Type <sup>i</sup>	Function	Description
2	MCLR/RDY	I/O	GPIO	I <sup>2</sup> C interrupt request
3	SDA/Output	I/O	I <sup>2</sup> C	I <sup>2</sup> C data
4	SCL/InputA	I/O	I <sup>2</sup> C	I <sup>2</sup> C clock
5	Tx	I/O	ProxFusion <sup>®</sup>	ProxFusion <sup>®</sup> inductive Tx pad
6	InputB	GPIO		
7	VDD	P	Power	Power supply input voltage
8	HB1	H-Bridge		
9	HB0	H-Bridge		
10	VSS	P	Power	Analog/digital ground
11	Rx	I	ProxFusion <sup>®</sup>	ProxFusion <sup>®</sup> sensing pad
14	VREG	P	Power	Internally-regulated supply voltage
*	NC	-	-	Not Connected

<sup>i</sup> Pin Types: I = Input, O = Output, I/O = Input or Output, P = Power



## 2.2 Reference Schematic




Figure 2.2: QFN20 Inductive Reference Schematic




Figure 2.3: QFN20 Self-Capacitive Reference Schematic



### 3 Electrical Specifications

#### 3.1 Absolute Maximum Ratings

*Table 3.1: Absolute Maximum Ratings*

Symbol	Rating	Min	Max	Unit
V <sub>DD</sub>	Voltage applied at VDD pin (referenced to VSS)	-0.3	3.6	V
V <sub>IN</sub>	Voltage applied to any ProxFusion® pin (referenced to VSS)	-0.3	V <sub>REG</sub>	V
	Voltage applied to any other pin (referenced to VSS)	-0.3	V <sub>DD</sub> + 0.3 (3.6 V max)	V
T <sub>stg</sub>	Storage temperature	-40	85	°C

#### 3.2 General Operating Conditions

*Table 3.2: General Operating Conditions*

Symbol	Parameter	Typ	Unit
F <sub>CLK</sub>	Master clock frequency	14	MHz
F <sub>PROX</sub>	ProxFusion® engine clock frequency	14	MHz
V <sub>REG</sub>	Internally-regulated supply output	1.53	V

#### 3.3 Recommended Operating Conditions

*Table 3.3: Recommended Operating Conditions*

Symbol	Parameter	Min	Recommended	Max	Unit
V <sub>DD</sub>	Standard operating voltage, applied at VDD pin	1.71		3.6	V
T <sub>A</sub>	Operating free-air temperature	-20		85	°C
C <sub>VDD</sub>	Recommended capacitor at VDD	C <sub>VREG</sub>	2 × C <sub>VREG</sub>		μF
C <sub>VREG</sub>	Recommended external buffer capacitor at VREG (ESR ≤ 200 mΩ)	2.2	4.7	10	μF

#### 3.4 ProxFusion® Electrical Characteristics

*Table 3.4: Recommended Operating Conditions for ProxFusion® Pins*

Symbol	Parameter	Min	Max	Unit
C <sub>XSELF-VSS</sub>	Capacitance between ground and external electrodes, in self-capacitance mode	1	400 <sup>i</sup>	pF
R <sub>CX(SELF)</sub>	Series in-line resistance of self-capacitance electrodes	0	1 <sup>ii</sup>	kΩ

<sup>i</sup> R<sub>CX</sub> = 0 Ω

<sup>ii</sup> Series resistance limit is a function of F<sub>xfer</sub> and the circuit time constant, RC. R<sub>max</sub> × C<sub>max</sub> = 1/(10 × F<sub>xfer</sub>), where C is the pin capacitance to VSS.



### 3.5 ESD Rating

Table 3.5: ESD Rating

			Value	Unit
$V_{(ESD)}$	Electrostatic discharge voltage	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>i</sup>	±2000	V

<sup>i</sup> JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

### 3.6 Reset Levels

Table 3.6: Reset Levels

Parameter		Min	Max	Unit
$V_{DD}$	Power-up (Reset trigger) – slope > 100 V/s	1.65		V
	Power-down (Reset trigger) – slope < -100 V/s		0.9	

### 3.7 MCLR Pin Levels and Characteristics

Table 3.7: MCLR Pin Characteristics

Parameter		Min	Typ	Max	Unit
$V_{IL}$	MCLR input low level voltage	$V_{SS} - 0.3$		$0.25 \times V_{DD}$	V
$V_{IH}$	MCLR input high level voltage	$0.75 \times V_{DD}$		$V_{DD} + 0.3$	V
$R_{PU}$	MCLR pull-up equivalent resistor		210		kΩ
$t_{Trig}$	MCLR input pulse width – ensure trigger	250			ns




Figure 3.1: MCLR Pin Diagram





### 3.8 Digital I/O Characteristics

Table 3.8: Digital I/O Characteristics

Parameter		Test Conditions	Min	Max	Unit
V <sub>OL</sub>	SDA & SCL output low voltage	I <sub>sink</sub> = 20 mA		0.3	V
	GPIO output low voltage	I <sub>sink</sub> = 10 mA		0.15	V
V <sub>OH</sub>	Output high voltage	I <sub>source</sub> = 20 mA	V <sub>DD</sub> - 0.2		V
V <sub>IL</sub>	Input low voltage		V <sub>SS</sub> - 0.3	0.3 × V <sub>DD</sub>	V
V <sub>IH</sub>	Input high voltage		0.7 × V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V
I <sub>GPIO</sub>	Output current sunk by any GPIO pin			10	mA
	Output current sourced by any GPIO pin			20	
C <sub>b</sub>	SDA & SCL bus capacitance			550	pF

### 3.9 I<sup>2</sup>C Characteristics

Table 3.9: I<sup>2</sup>C Characteristics

Parameter		Min	Max	Unit
f <sub>SCL</sub>	SCL clock frequency		1000	kHz
t <sub>HD,STA</sub>	Hold time (repeated) START condition	0.26		μs
t <sub>LOW</sub>	LOW period of the SCL clock	0.5		μs
t <sub>HIGH</sub>	HIGH period of the SCL clock	0.26		μs
t <sub>SU,STA</sub>	Set-up time for a repeated START condition	0.26		μs
t <sub>HD,DAT</sub>	Data hold time	0		ns
t <sub>SU,DAT</sub>	Data set-up time	50		ns
t <sub>SU,STO</sub>	Set-up time for STOP condition	0.26		μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	0.5		μs
t <sub>SP</sub>	Pulse duration of spikes suppressed by input filter	0	50	ns




Figure 3.2: I<sup>2</sup>C Timing Diagram



### 3.10 H-Bridge Specifications

Table 3.10: H-Bridge Specifications

Symbol	Parameter	Min	Nominal	Max	Unit
$R_L$	Load resistance at $V_{DD} = 3.3V$		18		$\Omega$
$I_L$	Load current		150	200	mA
$F_{LRA}$	LRA drive frequency	100		300	Hz

### 3.11 Current Consumption

The current consumption of the IQS396 is highly dependent on the specific parameters configured during initialisation, as well as on the frequency and duration of I<sup>2</sup>C communications. Therefore, the following tables serve as an illustration of the expected power consumption for similar configurations<sup>i</sup>. All measurements are taken with either *Event Mode* or *Standalone Mode* enabled, without any sensor activations, and without any I<sup>2</sup>C communications. Momentary higher current consumption may be expected during activated states. All other settings, unless stated otherwise, are kept default.

Table 3.11: IQS396 Inductive (I<sup>2</sup>C Event Mode)

Configuration	Sampling period [ms]	Sensing Mode	Typical Current [ $\mu$ A] 3.3V	
			NP	ULP
InputA to VSS	200	Inductive	8	3
InputA to VDD	43		28	7

Table 3.12: IQS396 Inductive (Standalone Mode)

Configuration	Sampling period [ms]	Sensing Mode	Typical Current [ $\mu$ A] 3.3V	
			NP	ULP
InputA to VSS	200	Inductive	8	3
InputA to VDD	43		28	7

Table 3.13: IQS396 Self-Capacitive (I<sup>2</sup>C Event Mode)

Configuration	Sampling period [ms]	Sensing Mode	Typical Current [ $\mu$ A] 3.3V	
			NP	ULP
InputA to VSS	200	Self-capacitive	18	5
InputA to VDD	43		75	16

Table 3.14: IQS396 Self-Capacitive (Standalone Mode)

Configuration	Sampling period [ms]	Sensing Mode	Typical Current [ $\mu$ A] 3.3V	
			NP	ULP
InputA to VSS	200	Self-capacitive	18	5
InputA to VDD	43		74	16

<sup>i</sup> These measurements are based on bench testing and have not been characterised over large volumes.



## 4 LRA Drive Theory

A Linear Resonant Actuator (LRA) is a spring mass system. The mass is magnetic. A driving coil creates a magnetic field to exert force on the magnetic mass.

The coil must be driven with an Alternating Current (AC) voltage to create the magnetic field. When the frequency of this AC voltage matches the resonant frequency of the spring mass system, the maximum vibration force is exerted.

In the ideal case, the AC voltage is a pure sinusoid. The IQS396 approximates a pure sinusoid drive with a Pulse Width Modulated (PWM) drive signal. When the duty cycle of the PWM drive is varied sinusoidally, the average drive voltage follows a pure sinusoid.




Figure 4.1: PWM Drive Approximation

Figure 4.1 shows the PWM output drive in relation to the ideal sinusoid drive.  $T_h$  is the width of a single half cycle. For a 200 Hz motor, this would be  $\frac{1}{2 \times 200} = 2.5$  ms. The motor is driven in the forward direction for one half cycle and then in the reverse direction for one half cycle. This is repeated for the duration of the haptic pulse. The strength of vibration depends on the amplitude of the average sinusoidal drive. Since the amplitude of the average drive signal is directly related to the maximum duty cycle of the PWM drive, the vibration strength can be varied by changing the maximum duty cycle of the PWM drive signal.

It is difficult to vary the duty cycle of the PWM according to a pure sinusoid. For this reason, the IQS396 applies a further approximation to the PWM drive signal. Each half cycle of the sinusoidal modulation is approximated as three linearly interpolated segments. The first segment is linearly increasing, the second constant, and the third linearly decreasing. The IQS396 provides fine control over these segments. A detailed description of the configuration of these segments is given in Section 8.



## 5 Autoresonance

### 5.1 Operation

The autoresonance algorithm matches the drive frequency to the resonant frequency of the driven LRA. The driver operates by monitoring the back-EMF of the motor at the end of every half cycle. By detecting the zero-cross of the back-EMF, the driver is able to track changes in the resonant frequency of the LRA. This provides consistent vibration strength in changing conditions and across production variations. It is recommended to set the initial frequency slightly higher than the expected resonant frequency.

Autoresonance is enabled per pattern. For a complete understanding of how to enable it, see Section 8.1.

### 5.2 Backoff

Once a frequency lock has been achieved, it is crucial that the zero-cross occurs. If the zero-cross does not occur, the driver has no information about the back-EMF and cannot make an intelligent decision about the next half cycle's drive frequency. A zero-cross may not occur when the drive frequency is far from the resonant frequency of the motor. If the drive frequency is much lower than the resonant frequency, it can take many cycles to acquire a lock. If the drive frequency is much higher than the resonant frequency, an accurate lock may never be achieved.

When a zero-cross does not occur, the driver assumes that the drive frequency is too low. The driver increases the drive frequency by a fixed percentage. This is an attempt to re-establish a frequency lock. In most cases, a zero-cross will be seen within the next few half cycles, and the frequency lock will be restored.

This effect can be mitigated by slightly increasing the drive frequency such that it is more than the exact resonant frequency as measured by the zero cross. Unless conditions change significantly, this guarantees that a zero-cross will occur on the next half cycle.

The drive frequency should be increased by as little as possible to ensure it matches the resonant frequency. The exact amount depends on the motor being driven. To this end, the *Autoresonance Backoff* setting is included in the memory map.

When a zero-cross is detected, the drive frequency will be set to the resonant frequency of the motor and then increased by a percentage equal to one hundred divided by the value in the *Autoresonance Backoff* register.

$$\text{Percentage increase} = \frac{100}{\text{Autoresonance Backoff}}$$

Setting *Autoresonance Backoff* to '0' will match the zero-cross frequency exactly.

In Figure 5.1, the current half-cycle drive is shown in red. Provided  $T_{h(n)}$  is close to but less than the resonant half-cycle period, the back-EMF of the motor will lag the drive voltage. The driver detects the zero cross of the back-EMF and uses this to determine  $T_z$ . The frequency of the next half cycle is then increased from  $T_z$  in accordance with the *Autoresonance Backoff* setting to determine  $T_{h(n+1)}$ . This is the period of the next half cycle. Note that Figure 5.1 shows the average voltage for the driven half cycles and the instantaneous voltage for the back-EMF.




Figure 5.1: Autoresonance Backoff

### 5.3 Recommend Recalibrate

If the frequency at the start of a waveform differs by more than 25% from the frequency at the end of the waveform, the *Recommend Recalibrate* bit in the *System Status* register will be set. Typically, this will occur for one of three situations:

1. This is the first haptic pulse, and the starting frequency was far from the resonant frequency.
2. External conditions have changed significantly.
3. An error has occurred with the autoresonance algorithm.

The *Recommend Recalibrate* bit is cleared when the master writes to the *LRA Frequency* register over I<sup>2</sup>C.

For item 1, the master can simply read the *LRA Frequency* register and write the same value back. This is most likely to occur during a calibration sequence, where the master initiates several autoresonance-enabled waveforms to find the motor frequency. The calibration sequence is successful when the *Recommend Recalibrate* bit is not set for several consecutive trigger haptic commands.

Items 2 and 3 are error conditions. If the *Recommend Recalibrate* bit is set outside of a calibration sequence, it indicates that either item 1 or item 2 has occurred. The calibration sequence should be done again.



## 6 H-Bridge

### 6.1 Settings

#### 6.1.1 Slew Rate

The internal H-bridge has a slew rate-limiting function. This limits the slew rate of the PWM drive. Limiting the slew rate can help to reduce electromagnetic interference caused by the fast switching H-bridge drive signals.

The *Slew Rate Control* bit in the [H-Bridge Setup](#) register enables the slew rate function. When enabled, the *Slew Rate* setting selects the slew rate limit.

#### 6.1.2 Drive Strength

The internal H-bridge is comprised of several drive stages. The *Drive Strength* setting in the [H-Bridge Setup](#) register controls which of these stages are active. The higher the *Drive Strength*, the more stages are active. The values in Table 3.10 are specified for a drive strength of '5'.

A drive strength of at least '1' is required for the H-bridge to function. Generally, the *Drive Strength* should be set to '5'.

**Note:** Overcurrent protection is disabled when the drive strength is set to '1' or '3'.

#### 6.1.3 Ground Inactive

When the *Ground Inactive* bit in the [H-Bridge Setup](#) register is set, both M+ and M- will be pulled to ground when the motor is not being driven and the IQS396 is not in the ULP power state. In combination with inverted patterns, this can help to brake the motor and provide a crisper feel to the haptic pulse.

### 6.2 Protections

The internal H-bridge is equipped with several protection mechanisms. These are controlled by the H-bridge hardware. If enabled, they will automatically disable the H-bridge drive under the relevant error condition.

The H-bridge protections are closely related to Section 7.5.

#### 6.2.1 Overcurrent Protection

Overcurrent protection is enabled by setting the *Overcurrent Protection* bit in the [H-Bridge Setup](#) register. Overcurrent protection activates when the current drawn by the load connected to M+ and M- exceeds approximately 200 mA.

Once tripped, the *Overcurrent* bit in the [System Status](#) register is set. The *Overcurrent* protection bit is cleared only when the [System Status](#) register is read over I<sup>2</sup>C.

**Note:** The overcurrent protection can incorrectly trip when the pulse width of the PWM drive signal is small. This behaviour is dependent on the motor being driven. For this reason, overcurrent protection is disabled by default. The reliability of the overcurrent protection functionality should be assessed at design time.



### 6.2.2 Over Temperature Protection

Over temperature protection is enabled by setting the *Over Temperature Protection* bit in the *H-Bridge Setup* register. Over temperature protection activates when the temperature of the device exceeds the temperature specified by the *Over Temperature Threshold* in the *Over Temperature Settings* register.

The *Hysteresis* bit enables one-way hysteresis for over temperature detection. This ensures that the over temperature protection activates cleanly when an over temperature condition occurs. It is recommended to always have hysteresis enabled when using the over temperature protection functionality.

Once tripped, the *Over Temperature* bit in the *System Status* register is set. The *Over Temperature* protection bit is cleared only when the *System Status* register is read over I<sup>2</sup>C.

### 6.2.3 Shoot-Through Protection




Shoot-through protection is enabled by setting the *Shoot-through Protection* bit in the *H-Bridge Setup* register. Shoot-through protection prevents direct shorting of VDD to GND when the H-bridge transistors are switching. It is recommended to always have shoot-through protection enabled.

## 6.3 External H-Bridge Support

When the *External* bit in the *H-Bridge Setup* register is set, the IQS396 will output the drive signals for one half of an external H-bridge on the M+ and M- pins. The external H-bridge circuit must invert these signals to drive the opposite side of the H-bridge.

The reference circuit for the external H-bridge is shown in Figure 6.1. M+ and M- must be connected to the PWM1 and PWM2 nets. Note that the pulldown resistors are required to prevent shorting VMOT to GND during power on and when the IQS396 is in the ULP power state.

Autoresonance cannot be used when using an external H-bridge, as there is no way to measure the back-EMF of the motor. It is the responsibility of the master to ensure autoresonance is disabled when using an external H-bridge. There are no restrictions on any other waveform configuration settings.



VMOT is motor supply voltage. LRA+ and LRA- are outputs to drive haptic motor.

Optional protection prevents shoot-through if ever PWM1 and PWM2 are high simultaneously.

Figure 6.1: External H-Bridge Circuit





## 7 Haptic Control and Monitoring

The IQS396 allows up to eight unique waveforms to be stored in memory. The active waveform is chosen using the *Waveform Selection* field in the *Haptic Control* register.

While a waveform is executing, the *Haptics Active* bit in the *System Status* register will be set. Waveform settings must only be modified when the *Haptics Active* bit is clear. Modifying waveform settings while a waveform is running may result in undefined behaviour.

### 7.1 Trigger Haptics Command

The currently active waveform is played when a trigger haptics command is given. A trigger haptics command can be given through I<sup>2</sup>C or by using input pin control.

A trigger haptics command issued while the *Haptics Active* bit is set will be ignored.

### 7.2 I<sup>2</sup>C Control

In I<sup>2</sup>C, a trigger haptics command is given by setting the *Trigger Haptics* bit in the *Haptic Control* register. The *Trigger Haptics* bit is cleared at the start of every waveform, regardless of how the waveform was triggered.

Since the *Waveform Selection* field and the *Trigger Haptics* bit are in the same register, only the address bytes plus a single data byte need to be written to both play and select a waveform.

The waveform can be stopped at any time by asserting the *Stop Haptics* bit in the *Haptic Control* register. The waveform will be halted immediately, and the *Stop Haptics* bit will be cleared. If the *Stop Haptics* bit is set when the haptics is not running, it will have no effect and will immediately be cleared.

### 7.3 LRA Drive Frequency

The *LRA Frequency* register is used to set the frequency in Hertz (Hz) at which the duty cycle of the PWM output drive changes. It is also used to report the frequency measured by the autoresonance algorithm.

The *LRA Frequency* register should not be modified by the master while the *Haptics Active* bit in the *System Status* register is set. It can be read at any time.

### 7.4 PWM Frequency

The *PWM Frequency* register sets the frequency in Hertz (Hz) of the output PWM drive. Internally, this has an effect on the time domain resolution with which the duty cycle of the drive updates.

It is recommended to always set the *PWM Frequency* register to '20000'.

### 7.5 Strict Failure

In strict failure mode, the *Overcurrent* and *Over Temperature* bits in the *System Status* register must be clear for a waveform to run. More details regarding the H-bridge protections are given in Section 6.2.



If strict failure mode is disabled, the IQS396 will attempt to play a waveform regardless of the state of the *Overcurrent* and *Over Temperature* bits. If either bit is set, but the error condition is no longer present, the waveform will play as normal. If the error condition is still present, the waveform will be stopped immediately.

Strict failure mode is enabled by setting the *Strict Failure* bit in the *H-Bridge Setup* register.



## 8 Haptic Effect Configuration

The IQS396 defines the following concepts:

<b>Segment</b>	A PWM pulse with a duty cycle that is either increasing, decreasing or constant.
<b>Pattern</b>	A series of up to three consecutive segments.
<b>LRA Drive Period</b>	The time it takes for one full LRA drive cycle.
<b>Half Cycle</b>	A pattern lasting one half of an LRA drive period.
<b>Stage</b>	A pattern played for a number of half cycles, where the drive direction alternates every half cycle.
<b>Haptic Pulse</b>	Up to five stages, played sequentially.
<b>Waveform</b>	Any number of haptic pulses.
<b>Repeat Count</b>	The number of haptic pulses per waveform.
<b>Repeat Time</b>	The time between haptic pulses.

Figure 8.1 shows the basic components of a single drive cycle. The segments are denoted  $S_0$ ,  $S_1$ , and  $S_2$  and make up an approximately sinusoidal pattern. Each half cycle, denoted  $H_0$  and  $H_1$ , consists of a single pattern. Every two-half cycles makes one LRA drive period. Every alternate half cycle is driven in the opposite direction to its predecessor.

Different haptic effects can be composed by creating combinations of these settings. For example, Figure 8.2 shows a two-stage waveform. The first stage consists of an approximately sinusoidal pattern lasting two half cycles. The second is a single half cycle driving a triangular pattern.

### 8.1 Pattern Definition

Each pattern can have up to three segments. A pattern is fully defined if the first N segments have valid settings when the *Segments* setting in a pattern's configuration registers is set to 'N'. Only the first N segments form part of the pattern. All other segments are ignored.

Each segment has a *Start Duty Cycle* and an *End Duty Cycle*. For every segment, the IQS396 will linearly interpolate the drive duty cycle from the *Start Duty Cycle* to the *End Duty Cycle*, and then progress to the next segment or half cycle.

The segment *Duration* parameter defines how long it will take to perform the interpolation. The *Duration* is specified as a percentage of the half cycle width, where 255 is 99%. For example, a register value of '85' will result in the segment lasting one third of every half cycle. For any given pattern, the values of all enabled segment *Duration* registers must sum to 255. For example, if two segments are used and the first segment's *Duration* register is '100', the second segment's *Duration* register must be set to '155'.

The *Invert* bit in a pattern's *Pattern Setup* register selects the drive direction for each half cycle. When the *Invert* bit is clear, even half cycles are driven in the forward direction and odd half cycles are driven in the reverse direction. Setting the *Invert* bit flips this behaviour. This allows braking patterns to be defined. The indexing begins at the start of the stages. In other words, the first half cycle of a stage is always considered even.



The *Autoresonance* bit in a pattern's *Pattern Setup* register enables autoresonance for the pattern. Any stage executing a pattern whose *Autoresonance* bit is set will perform autoresonance only for the duration of that stage. Pattern-specific autoresonance allows for easy configuration of braking and pseudo overdrive patterns. A full description of autoresonance is in Section 5.




Figure 8.1: Anatomy of One Full Drive Cycle

## 8.2 Stages

Every waveform pulse consists of up to five stages. Patterns are packed into stages in a waveform's *Pattern Selection* register.

The 16-bit pattern select setting is laid out in groups of three-bit wide bitfields. Each bitfield corresponds to a stage. Since there are five stages, the most significant bit is ignored. If a pattern select bitfield is set to '0b000', no pattern is selected and the stage is disabled. Otherwise, it selects one of the seven definable patterns.

Every waveform has a block of five 8-bit wide half-cycle count settings. This array sets the number of half cycles to execute in each stage. Each half-cycle count corresponds to a stage. For example, the half cycle counts for waveform zero begin at memory map address 0x1102. The value loaded at address 0x1102 sets the number of half cycles for the first stage. The value loaded at address 0x1103 sets the number of half cycles for the second stage and so on.




Figure 8.2: A Two Stage Waveform



## 9 ProxFusion® Channel

The IQS396 features a ProxFusion® sensing channel that uses Azoteq’s patented on-chip ProxFusion® module to measure and process relative changes in capacitive and inductive sensors.

### 9.1 Sensing Modes

The ProxFusion® channel supports the following sensing modes:

- > Self-capacitive sensing
- > Resonated inductive sensing

The sensing mode can be modified in the *ProxFusion Settings 1* registers.

Please refer to the following [application notes](#) for more information:

- > AZD004: Overview of Azoteq’s ProxFusion® Sensing
- > AZD115: Design Guidelines for Inductive Sensing
- > AZD125: Design Guidelines for Capacitive Touch Sensing

### 9.2 Counts

The ProxFusion® module reports a capacitance or inductance measurement as a relative, unit-less value referred to as “Raw Counts”. These raw counts are related to the number of charge transfer cycles necessary to charge an internal sampling capacitor, and are typically inversely proportional to the signal measured on the external sensor.

#### 9.2.1 Counts Linearisation

The IQS396 does not directly use the “Raw Counts” obtained from the sensing module, but uses “Linearised Counts”, which is calculated as

$$\text{Linearised Counts} = \frac{3276750}{\text{Raw Counts}} \quad (1)$$

All references to “Counts” in this datasheet, and in the I<sup>2</sup>C memory map, use these Linearised Counts values.

After linearisation, counts are filtered using a low-pass IIR filter to reduce the high-frequency noise in the measurement. The response of the filter can be adjusted with the *Counts Filter Beta* value in the *Filter Betas* registers. Higher beta values result in a slower filter response, with less noise on the channel.

### 9.3 Button Event Detection

Button Events attempt to emulate the behaviour of a typical button, which stays in activation for a configurable period of time as it is pressed. A *Button Proximity Event* occurs when the configurable *Proximity Threshold* has been reached and this happens when a target comes into close proximity with the sensing electrode. A *Button Touch Event* occurs when the configurable *Touch Threshold* has been reached.



### 9.3.1 Long-Term Average

Button events are detected by comparing the filtered counts value to a reference value, known as the Long-Term Average (LTA). While the channel is not in activation, the LTA is slowly updated to track changes in the environment using a low-pass filter.

The difference between the filtered counts and the LTA is stored as the *Delta* value.

$$\text{Delta} = \text{LTA} - \text{Counts} \quad (2)$$

The delta is used to detect user interaction by comparing it to the *Touch Threshold*. The channel enters the active state when the delta exceeds the threshold, and the *Touch Active* bit in the *Button Events* register will be set.




Figure 9.1: Button UI Activation

The LTA is then halted (kept constant) while the Button event is active, or while the delta exceeds the *LTA Halt Threshold*, as shown in Figure 9.1. The LTA Halt Threshold can typically be made smaller than the Button Threshold. This may help increase the sensitivity of the event detection during slower activations, preventing the LTA from drifting during user interaction.

The response of the LTA filter is controlled by the various *LTA Beta* values. The *LTA Beta* value sets the response of the filter during High-Accuracy and Normal power modes, whereas the *Low Power LTA Beta* is used during Low and Ultra-Low power modes. The Low Power Beta value should be set to a *larger* value than the Normal Beta value, to maintain adequate sensitivity at lower sampling rates.

### 9.3.2 Direction

Negative delta values are typically ignored, as they typically indicate an unexpected decrease in signal. If a negative delta value exceeds the *Fast LTA Bound* threshold, the LTA will be updated using the *Fast LTA Beta* filter. This behaviour can be disabled by setting the *Bi-Directional* bit, or the sign of the delta can be inverted by setting the *Inverse* bit in the *ProxFusion Settings 0* register.



### 9.3.3 LTA Reseeding

The reseed function of the device will replace the filtered counts and the long-term average value of the channel with the latest sampled counts value to reset the environmental reference of the channel. This may be necessary in certain instances when the Button event gets incorrectly stuck in an activation. Detection of stuck states is controlled by the *Touch Timeout* parameter. If the Button event remains active for this timeout duration, the LTA is reseeded automatically. This behaviour can be disabled by setting the timeout parameter to 0.

A *Reseed* command can also be given manually by setting the corresponding bit in *System Commands*.

## 9.4 Automatic Tuning Implementation

The ATI is a sophisticated technology implemented in ProxFusion® devices to allow optimal performance of the devices for a wide range of sensing electrode designs, without modification to external components.

The ATI functions by using the *Base* and *Target* parameters to calculate appropriate *Divider* and *Compensation* values to achieve an LTA approximately equal to the ATI target value. Note that the base and target values are specified in terms of Linearised Counts, and the base value should always be larger than the target. Typical base and target values for inductive and capacitive sensing modes are shown in Table 9.1.

Table 9.1: Base and Target Range

Sensing Mode	Base		Target	
	Min	Max	Min	Max
Inductive Sensing	3500	8000	3500	8000
Capacitive Sensing	10000	30000	3500	10000

The sensitivity of the touch channel can be adjusted by configuring the *ATI Base* and *ATI Target* registers. The ATI parameters' relationship to sensitivity is generally described as:

$$\text{Sensitivity} \propto \frac{\text{ATI Base}}{\text{ATI Target}}$$

To increase the sensitivity of the touch sensor, the Target value can be decreased. To reduce the sensitivity, the Base value can be decreased.

If the ATI algorithm cannot achieve a counts value within the ATI Band, the IQS396 will set the channel's ATI Error flag.

The Coarse Gain parameter in the *ProxFusion Dividers* register can be tuned in the GUI. The ATI will then adjust the Fine Divider parameter until the counts reach the base value. The Coarse Gain should be manually adjusted at design time until the Fine Divider reaches a value between '4' and '14' after ATI. It can then be fixed across production.





### 9.4.1 Automatic Re-ATI

One of the most important features of the automatic Re-ATI functionality of the IQS396 is that it allows easy and fast recovery from an incorrect ATI, such as when performing ATI during user interaction with the sensor. It is always recommended to have the automatic Re-ATI functionality enabled. When a Re-ATI is performed on the IQS396, the *ATI Event* status bit will be set momentarily to indicate that this has occurred.

An automatic Re-ATI operation is performed when the reference of a channel drifts outside the acceptable range around the ATI Target, which is defined by the *ATI Band* parameter. Automatic Re-ATI is also triggered on ATI Error states.

## 9.5 Debouncing and Hysteresis

Each of the Button event provides two mechanisms to prevent jitter: debouncing and hysteresis.

Debouncing occurs when the Button delta initially crosses the threshold. It forces the IQS396 to perform a number of quick measurements (at Normal Power report rate), checking that all measurements exceed the threshold. The event's *Debouncing* flag is set as long as debouncing is active. Once debouncing is complete, the event's *Active* flag is set.

The number of high-frequency measurements to execute can be configured independently for entering or exiting the event's active state in the *Debounce* register. Setting the debounce values to '0' or '1' will disable debouncing.

Hysteresis allows the channel to use different enter and exit thresholds for an event. Once the event has entered the active state by exceeding the normal threshold value, the exit threshold is calculated as

$$\text{Exit Threshold} = \text{Threshold} \times \left( 1 - \frac{\text{Hysteresis Value}}{256} \right) \quad (3)$$

For example, with a Button threshold of 100 counts, and a hysteresis value of 50, the Button event will enter the Active state when the delta exceeds 100 counts, and will exit the Active state when the delta drops down to  $100 \times (1 - 50/256) = 80$  counts.



## 10 I<sup>2</sup>C Interface

### 10.1 I<sup>2</sup>C Module Specification

The device features a standard two-wire I<sup>2</sup>C interface, complemented by a RDY (ready interrupt) line, supporting a maximum bit rate of up to 1 Mbit/s. The memory structures accessible over the I<sup>2</sup>C interface are byte-addressable with 16-bit address values. 16-bit or 32-bit values are packed with little-endian byte order and are stored in word-aligned addresses.

- > Standard two-wire interface with RDY interrupt line
- > *Fast-Mode Plus* I<sup>2</sup>C with up to 1 Mbit/s bit rate
- > 7-bit device address
- > 16-bit little-endian register addressing
- > One data byte stored per register address

### 10.2 I<sup>2</sup>C Address

The IQS396 has a default I<sup>2</sup>C address of 0x56 (0b1010110). The full address byte will thus be 0xAC (write) or 0xAD (read).

#### 10.2.1 Reserved I<sup>2</sup>C Address

When communicating with the IQS396, it will acknowledge (ACK) communication attempts made to an additional address derived from its slave address. This derived address is obtained by flipping the least significant bit of the slave address.

For example, with the default slave address of 0x56, the derived address would be 0x57 (0b1010111), obtained by changing the LSB from '0' to '1'. This derived address is reserved for internal use and should not be used. Even though the device will acknowledge communication attempts to this address, it will not function as normal, and should therefore be avoided.

### 10.3 I<sup>3</sup>C Compatibility

This device is not compatible with an I<sup>3</sup>C bus due to clock stretching allowed for data retrieval.

### 10.4 Memory Map Addressing

All memory locations are 16-bit addressable in little-endian byte order.

### 10.5 Memory Map Data

Each 16-bit memory map address stores a single byte (8 bits), making the memory map byte-addressable. Since the data is packed in a little-endian sequence, a 16-bit value starting at, for example, address 0x1014 will have its least significant byte at address 0x1014 and its most significant byte at address 0x1015.

### 10.6 RDY/IRQ

The IQS396 has an open-drain active low RDY signal to inform the master that updated data is available. The IQS396 will pull the RDY line low to indicate that it has opened a communications window, or "RDY window", for the master to read the new updated data. While the master can communicate



with the device at any time according to the *Force Comms Method*, it is recommended to use the RDY signal for optimal power consumption. Integrating the RDY signal as an interrupt input allows the master MCU to read and write data efficiently.

The device provides both streaming and event modes. In streaming mode, the RDY line toggles continuously, with each sensing cycle, whereas in event mode the RDY toggles only when specific events occurs. The types of events that trigger the RDY window are configurable in the *Event Mask* register.

## 10.7 Read and Write Operations

### 10.7.1 I<sup>2</sup>C Read From Specific Address

A typical read operation is displayed in Figure 10.1. The master device waits for the RDY line of the IQS396 to go low, indicating the availability of new data and an available communication window. Once the RDY interrupt is triggered, the master initiates communication by sending a start condition followed by the device address and a write command. The IQS396 responds with an acknowledgement, after which the master device will transmit two bytes defining the register address. The master then sends a repeated start condition, followed by the device address with a read command. The IQS396 transmits data from the requested address and will continue to do so while the master acknowledges each byte. The read operation is ended when the master does not acknowledge the last byte received and produces a stop condition.




Figure 10.1: I<sup>2</sup>C Read Example — Read System Control Registers 0x1000 and 0x1001

### 10.7.2 I<sup>2</sup>C Write To Specific Address

The write operation is displayed in Figure 10.2. Similar to the read transaction, when the RDY interrupt is triggered, the master initiates communication by sending a start condition followed by the device address and a write command. The IQS396 responds with an acknowledgement, after which the master device transmits two bytes defining the register address. The slave acknowledges the register address bytes. The master may then write a series of bytes to the register address and the addresses that follow, with each byte being acknowledged by the slave. The write operation is ended when the master produces a stop condition.




Figure 10.2: I<sup>2</sup>C Write Example — Write Two Bytes to System Control Registers 0x1000 and 0x1001

### 10.7.3 Modifying Bits Over I<sup>2</sup>C

When modifying individual bits in a register, it is recommended to read the register first, make the necessary modifications, and then write the updated value back to the IQS396 register to prevent unintentional bit changes.

For example, setting the *Ack Reset* bit and *Power Mode* setting would involve:

- > Read the *System Control* Registers (0x1000 and 0x1001) as illustrated in Figure 10.1.
- > Set the *Ack Reset* bit using the bitwise OR operator. For example:

$$\text{READ\_VALUE OR } 0x01$$

- > Set the *Power Mode* setting by clearing the bit field using a bitwise AND operation, then setting the bit field value with an OR operation. For example, to set the *Power Mode* to 'Auto':

$$(\text{READ\_VALUE AND } 0xF8) \text{ OR } 0x02$$

- > Write the new values back over I<sup>2</sup>C, as shown in Figure 10.2.

Read-modify-write transactions should be done in a single communication window, using I<sup>2</sup>C restart conditions. Please refer to Section 10.9 for more information regarding multiple I<sup>2</sup>C transactions in a single communication window.

## 10.8 I<sup>2</sup>C Timeout

If the communication window is not serviced within the *I<sup>2</sup>C Timeout* period (in milliseconds), the session is ended (RDY goes HIGH), and processing continues as normal. This allows the system to continue and keep reference values up to date even if the master is not responsive. However, the corresponding data will be lost, so this should be avoided. The default I<sup>2</sup>C timeout period is set to 250 ms.

## 10.9 Terminate Communication

With the *Terminate Comms Window* setting enabled in the *Power Settings* register, a standard I<sup>2</sup>C STOP ends the current communication window. If multiple I<sup>2</sup>C transactions need to be done, then they should be strung together using repeated-start conditions instead of giving a STOP. Allowing an I<sup>2</sup>C STOP to terminate the communication window is the recommended method, as illustrated in Figures 10.1 and 10.2.



This behaviour can be temporarily disabled by clearing the *Terminate Comms Window* setting. In this case, an I<sup>2</sup>C STOP will NOT terminate the communication window. Instead, the communication window can be closed manually, as desired, by setting the *Terminate Comms Window* bit as the final I<sup>2</sup>C transaction, followed by a STOP.

## 10.10 Invalid Communications Return

The device will give an invalid communication response (0xEE) under the following conditions:

- > The host is trying to read from a memory map register that does not exist.
- > The host is trying to read from the device outside a communication window (while RDY is high).

## 10.11 Event Mode Communication

The device can be set up to bypass the communication window when no activity is sensed by setting the *Event Mode* bit in the *Power Settings* register. This is usually enabled since the master does not need to be interrupted unnecessarily during every cycle if no activity occurs. The communication will resume (RDY will indicate available data) if an enabled event occurs. It is recommended that the RDY be placed on an interrupt-on-pin-change input on the master.

Event mode can only be entered if the following requirements are met:

- > Events must be serviced by reading from the *Event Flags* register to ensure all events flags are cleared, otherwise continuous reporting (RDY interrupts) will persist after every cycle, similar to streaming mode.
- > The *Show Reset* bit in the *Device Status* register has been cleared by setting the *Ack Reset* bit in *System Commands*.

### 10.11.1 Events

Numerous events can be individually enabled in the *Event Mask* register to trigger communication in Event Mode:

- > Power mode changes
- > ATI events
- > Touch events
- > Proximity events
- > Haptics events

### 10.11.2 Force Communication

In streaming mode, the IQS396 I<sup>2</sup>C will provide RDY windows at regular intervals specified by the relevant power mode report rate. This will provide the master with regular opportunities to perform I<sup>2</sup>C communication as necessary.

If the device is placed in Event Mode or Halt Mode, the IQS396 will not open RDY windows unless certain conditions are met. A new RDY window can be requested by writing 0xFF over I<sup>2</sup>C, followed by a stop condition. After a short delay, the IQS396 will pull the RDY line low and open a new communication window. This is shown in Figure 10.3.




Figure 10.3: Force Comms Diagram

After a short delay, a new communication window will be made available, indicated by the RDY signal. The delay between the communication request and the opening of a RDY window ( $t_{wait}$ ) is application specific, but will typically be under 2 milliseconds.



## 11 I<sup>2</sup>C Memory Map

Table 11.1: I<sup>2</sup>C Memory Map

Address	Length	Description	Default	Notes
<b>Read-Only</b>	<b>No. Bytes</b>	<b>Version Info</b>		
0x00	2	Product Number	2470	
0x01				
0x02	2	Major Version	1	
0x03				
0x04	2	Minor Version	0	
0x05				
<b>Read-Write</b>	<b>No. Bytes</b>	<b>System Control Settings</b>		
0x1000	1	System Commands		Appendix A.1
0x1001	1	Power Settings		Appendix A.2
0x1002	1	Event Masks		Appendix A.3
0x1003	1	ULP and Watchdog Settings		Appendix A.4
0x1004	2	AutoProx Threshold	200	
0x1005				
0x1006	2	NP Low Report Rate	200	0 – 3000
0x1007				
0x1008	2	ULP Low Report Rate	200	0 – 3000
0x1009				
0x100A	2	NP High Report Rate	43	0 – 3000
0x100B				
0x100C	2	ULP High Report Rate	43	0 – 3000
0x100D				
0x100E	2	Power Mode Timeout	5000	
0x100F				
0x1010	2	I <sup>2</sup> C Timeout	250	
0x1011				
<b>Read-Write</b>	<b>No. Bytes</b>	<b>ProxFusion® Settings</b>		
0x1012	1	ProxFusion Settings 0		Appendix A.5
0x1013	1	ProxFusion Settings 1		Appendix A.6
0x1014	2	Proximity Timeout	20000	
0x1015				
0x1016	2	Touch Timeout	20000	
0x1017				
0x1018	2	ATI Timeout	2000	
0x1019				
0x101A	1	Low Report Rate Counts Filter Beta	1	0 – 15
0x101B	1	Low Report Rate LTA Filter Beta	8	0 – 15
0x101C	1	Low Report Rate Fast LTA Filter Beta	1	0 – 15
0x101D	1	Low Report Rate ULP LTA Filter Beta	5	0 – 15
0x101E	2	Low Report Rate Fast LTA Filter Band	5	
0x101F				
0x1020	1	High Report Rate Counts Filter Beta	1	0 – 15

Continued on next page...



Table 11.1: I<sup>2</sup>C Memory Map (Continued)

0x1021	1	High Report Rate LTA Filter Beta	8	0 – 15
0x1022	1	High Report Rate Fast LTA Filter Beta	1	0 – 15
0x1023	1	High Report Rate ULP LTA Filter Beta	5	0 – 15
0x1024	2	High Report Rate Fast LTA Filter Band	5	
0x1025				
0x1026	2	Proximity Threshold	500	
0x1027				
0x1028	1	Proximity Debounce	2	Appendix A.7
0x1029	1	Proximity Hysteresis	0	
0x102A	2	Touch Threshold	1200	
0x102B				
0x102C	1	Touch Debounce	1	Appendix A.8
0x102D	1	Touch Hysteresis	50	
0x103E	2	ProxFusion ATI Band	1000	
0x103F				
0x1040	2	LTA Halt Threshold	500	
0x1041				
<b>Read-Write</b>	<b>No. Bytes</b>	<b>ProxFusion® ATI Settings</b>		
0x1042	2	High Sensitivity ATI Base	5000	
0x1043				
0x1044	2	High Sensitivity ATI Target	5000	
0x1045				
0x1046	2	Low Sensitivity ATI Base	4000	
0x1047				
0x1048	2	Low Sensitivity ATI Target	4000	
0x1049				
0x104A	2	ProxFusion Dividers		Appendix A.9
0x104B				
0x104C	2	ProxFusion Compensation		
0x104D				
<b>Read-Write</b>	<b>No. Bytes</b>	<b>Haptic Configuration</b>		
0x104E	1	Haptic Control		Appendix A.10
0x104F	1	Over Temperature Settings		Appendix A.11
0x1050	2	H-Bridge Setup	0x353E	Appendix A.12
0x1051				
0x1052	1	Pattern 1 Segments	3	Range 0-3
0x1053	1	Pattern 1 Segment 0 Start Duty Cycle	0	Range 0-99
0x1054	1	Pattern 1 Segment 0 End Duty Cycle	99	Range 0-99
0x1055	1	Pattern 1 Segment 0 Duration	85	
0x1056	1	Pattern 1 Segment 1 Start Duty Cycle	99	Range 0-99
0x1057	1	Pattern 1 Segment 1 End Duty Cycle	99	Range 0-99
0x1058	1	Pattern 1 Segment 1 Duration	85	
0x1059	1	Pattern 1 Segment 2 Start Duty Cycle	99	Range 0-99
0x105A	1	Pattern 1 Segment 2 End Duty Cycle	0	Range 0-99
0x105B	1	Pattern 1 Segment 2 Duration	85	
0x105C	1	Pattern 1 Setup	0x00	Appendix A.13

Continued on next page...





*Table 11.1: I<sup>2</sup>C Memory Map (Continued)*

0x105D	1	Pattern 2 Segments	0	Range 0-3
0x105E	1	Pattern 2 Segment 0 Start Duty Cycle	0	Range 0-99
0x105F	1	Pattern 2 Segment 0 End Duty Cycle	0	Range 0-99
0x1060	1	Pattern 2 Segment 0 Duration	0	
0x1061	1	Pattern 2 Segment 1 Start Duty Cycle	0	Range 0-99
0x1062	1	Pattern 2 Segment 1 End Duty Cycle	0	Range 0-99
0x1063	1	Pattern 2 Segment 1 Duration	0	
0x1064	1	Pattern 2 Segment 2 Start Duty Cycle	0	Range 0-99
0x1065	1	Pattern 2 Segment 2 End Duty Cycle	0	Range 0-99
0x1066	1	Pattern 2 Segment 2 Duration	0	
0x1067	1	Pattern 2 Setup	0x00	Appendix A.13
0x1068	1	Pattern 3 Segments	0	Range 0-3
0x1069	1	Pattern 3 Segment 0 Start Duty Cycle	0	Range 0-99
0x106A	1	Pattern 3 Segment 0 End Duty Cycle	0	Range 0-99
0x106B	1	Pattern 3 Segment 0 Duration	0	
0x106C	1	Pattern 3 Segment 1 Start Duty Cycle	0	Range 0-99
0x106D	1	Pattern 3 Segment 1 End Duty Cycle	0	Range 0-99
0x106E	1	Pattern 3 Segment 1 Duration	0	
0x106F	1	Pattern 3 Segment 2 Start Duty Cycle	0	Range 0-99
0x1070	1	Pattern 3 Segment 2 End Duty Cycle	0	Range 0-99
0x1071	1	Pattern 3 Segment 2 Duration	0	
0x1072	1	Pattern 3 Setup	0x00	Appendix A.13
⋮	33	⋮	⋮	⋮
0x1094	1	Pattern 7 Segments	0	Range 0-3
0x1095	1	Pattern 7 Segment 0 Start Duty Cycle	0	Range 0-99
0x1096	1	Pattern 7 Segment 0 End Duty Cycle	0	Range 0-99
0x1097	1	Pattern 7 Segment 0 Duration	0	
0x1098	1	Pattern 7 Segment 1 Start Duty Cycle	0	Range 0-99
0x1099	1	Pattern 7 Segment 1 End Duty Cycle	0	Range 0-99
0x109A	1	Pattern 7 Segment 1 Duration	0	
0x109B	1	Pattern 7 Segment 2 Start Duty Cycle	0	Range 0-99
0x109C	1	Pattern 7 Segment 2 End Duty Cycle	0	Range 0-99
0x109D	1	Pattern 7 Segment 2 Duration	0	
0x109E	1	Pattern 7 Setup	0x00	Appendix A.13
0x109F	1	Reserved		
0x1100	2	Waveform 0 Pattern Selection	0x0001	Appendix A.14
0x1101				
0x1102	1	Waveform 0 Stage 1 Half Cycles	0x00	
0x1103	1	Waveform 0 Stage 2 Half Cycles	0x00	
0x1104	1	Waveform 0 Stage 3 Half Cycles	0x00	
0x1105	1	Waveform 0 Stage 4 Half Cycles	0x00	
0x1106	1	Reserved		
0x1107	2	Waveform 1 Pattern Selection	0x0000	Appendix A.14
0x1108				
0x1109	1	Waveform 1 Stage 1 Half Cycles	0x00	

*Continued on next page...*



Table 11.1: I<sup>2</sup>C Memory Map (Continued)

0x110A	1	Waveform 1 Stage 2 Half Cycles	0x00	
0x110B	1	Waveform 1 Stage 3 Half Cycles	0x00	
0x110C	1	Waveform 1 Stage 4 Half Cycles	0x00	
0x110D	1	Reserved		
0x110E	2	Waveform 2 Pattern Selection	0x0000	Appendix A.14
0x110F				
0x1110	1	Waveform 2 Stage 1 Half Cycles	0x00	
0x1111	1	Waveform 2 Stage 2 Half Cycles	0x00	
0x1112	1	Waveform 2 Stage 3 Half Cycles	0x00	
0x1113	1	Waveform 2 Stage 4 Half Cycles	0x00	
0x1114	1	Reserved		
0x1115	2	PWM Frequency	20000	Range 15000-20000
0x1116				
0x1117	2	LRA Frequency	170	Range 100-300
0x1118				
0x1119	1	Autoresonance Backoff	40	Range 0-100
0x111A	1	Reserved	0x00	Set to '0x00'
<b>Read-Only</b>	<b>No. Bytes</b>	<b>System Flags</b>		
0x2000	1	Power Mode Flags		Appendix A.15
0x2001	1	Device Status		Appendix A.16
0x2002	1	Event Flags		Appendix A.17
0x2003	1	ProxFusion® States		Appendix A.18
0x2004	1	Reserved		
0x2005	1	Button Event Flags		Appendix A.19
<b>Read-Only</b>	<b>No. Bytes</b>	<b>ProxFusion® Counts</b>		
0x2006	2	Raw Counts		
0x2007				
0x2008	2	Inverted Counts		
0x2009				
0x200A	2	Filtered Counts		
0x200B				
0x200C	2	Reserved		
0x200D				
0x200E	2	Filtered LTA		
0x200F				
0x2010	2	Reserved		
0x2011				
0x2012	2	Delta		Signed 16-bit value
0x2013				
0x2015	3	Reserved		
0x2016				
0x2017				

Continued on next page...



Table 11.1: I<sup>2</sup>C Memory Map (Continued)

Read-Write	No. Bytes	Conducted Noise Immunity Debug Data		
0x3000	2	f <sub>0</sub> Raw Counts		
0x3001				
0x3002	2	f <sub>1</sub> Raw Counts		
0x3003				
0x3004	2	f <sub>2</sub> Raw Counts		
0x3005				
0x3006	2	f <sub>0</sub> Inverted Counts		
0x3007				
0x3008	2	f <sub>1</sub> Inverted Counts		
0x3009				
0x300A	2	f <sub>2</sub> Inverted Counts		
0x300B				
0x300C	2	f <sub>0</sub> Reference LTA		
0x300D				
0x300E	2	f <sub>1</sub> Reference LTA		
0x300F				
0x3010	2	f <sub>2</sub> Reference LTA		
0x3011				
0x3012	2	Re-ATI threshold		
0x3013				
0x3014	2	Beta Upper Band		
0x3015				



## 12 Ordering Information

### 12.1 Ordering Code

Table 12.1: Order Code Description

IQS396   zzz   ppb

<b>IC NAME</b>			IQS396
<b>CONFIGURATION</b>	zzz	=	001 I <sup>2</sup> C version. Can be switched to a standalone operating mode.
<b>PACKAGE TYPE</b>	pp	=	QF QFN-20 Package
<b>BULK PACKAGING</b>	b	=	R QFN-20 Reel (2000 pcs/reel)

Other order codes for standalone operation are available on special request – please contact Azoteq.

### 12.2 Top Marking




Figure 12.1: IQS396-QFN20 Package Top Marking




Figure 12.2: QFN20 Generic Package Top Marking



## 13 Package Information

### 13.1 QFN20 Package Outline




Figure 13.1: QFN20 Package Outline



Table 13.1: QFN20 Package Dimensions [mm]

Dimension	Millimeters		
	Min	Typ	Max
A	0.50	0.55	0.60
A1	0.00	0.02	0.05
A3	0.152 REF		
b	0.15	0.20	0.25
D	3.00 BSC		
E	3.00 BSC		
D1	1.60	1.70	1.80
E1	1.60	1.70	1.80
e	0.40 BSC		
L	0.25	0.30	0.35

Table 13.2: QFN20 Package Tolerances [mm]

Tolerance	Millimeters
bbb	0.07
ddd	0.05



### 13.2 QFN20 Recommended Footprint




Figure 13.2: QFN20 Recommended Footprint

### 13.3 Tape and Reel Specifications




Figure 13.3: Tape and Reel Specification

Table 13.3: Tape and Reel Specifications

Package Type	Pins	Dimension [Millimeters]							Pin 1 Quadrant
		Reel Diameter	Reel Width	A0	B0	K0	P1	W	
QFN20	20	180	12.4	3.3	3.3	0.8	8	12	Q2





## A Memory Map Descriptions

### A.1 System Commands (0x1000)

Bit	7	6	5	4	3	2	1	0
Description	Reserved		Trigger Haptics	Reseed	Reserved	ATI	Soft Reset	Ack Reset

- > **Bit 5: Trigger Haptics**
  - 0: No action
  - 1: Trigger Haptics
  - Bit automatically cleared
- > **Bit 4: Reseed ProxFusion Channel**
  - 0: No action
  - 1: Reseed the Proxfusion channel LTA
  - Bit automatically cleared
- > **Bit 2: ATI ProxFusion Channel**
  - 0: No action
  - 1: Perform ATI calibration of the ProxFusion channel
  - Bit automatically cleared
- > **Bit 1: Soft Reset**
  - 0: No action
  - 1: Soft reset the device
  - Bit automatically cleared
- > **Bit 0: Ack Reset**
  - 0: No action
  - 1: Acknowledge a device reset
  - Bit automatically cleared

### A.2 Power Settings (0x1001)

Bit	7	6	5	4	3	2	1	0
Description	Terminate Comms	Interface Select		Reserved		Power Mode Setting		

- > **Bit 7: Terminate Comms on Stop**
  - 0: Keep I<sup>2</sup>C communications window open on I<sup>2</sup>C stop condition
  - 1: Close I<sup>2</sup>C communications window on I<sup>2</sup>C stop condition
- > **Bit 5-6: Interface select**
  - 0: Streaming mode enabled. An I<sup>2</sup>C communications window is opened every cycle.
  - 1: Event mode enabled. An I<sup>2</sup>C communications window is opened only if an enabled event occurs.
  - 2: Reserved
  - 3: Standalone mode. I<sup>2</sup>C is disabled.
- > **Bit 0-2: Power Mode Setting**
  - 0: Normal Power
  - 1: Ultra Low Power
  - 2: Auto
  - 3: Halt



### A.3 Event Masks (0x1002)

Bit	7	6	5	4	3	2	1	0
Description	Reserved			Haptics Event	Touch Event	Proximity Event	ATI Event	Power Mode Event

- > **Bit 4: Haptics Event**
  - 0: Disabled
  - 1: Open an I<sup>2</sup>C communications window on haptics events
- > **Bit 3: Touch Event**
  - 0: Disabled
  - 1: Open an I<sup>2</sup>C communications window on touch events
- > **Bit 2: Proximity Event**
  - 0: Disabled
  - 1: Open an I<sup>2</sup>C communications window on proximity events
- > **Bit 1: ATI Event**
  - 0: Disabled
  - 1: Open an I<sup>2</sup>C communications window on ATI events
- > **Bit 0: Power Mode Event**
  - 0: Disabled
  - 1: Open an I<sup>2</sup>C communications window on power mode changes

### A.4 ULP and Watchdog Settings (0x1003)

Bit	7	6	5	4	3	2	1	0
Description	Reserved	Disable Read-Only Check	Watchdog Period			AutoProx Enable	AutoProx Conversion Setting	

- > **Bit 6: Disable Read-Only Check**
  - 0: Disabled
  - 1: Enabled
- > **Bit 3-5: Watchdog Period**
  - 0: Off
  - 1: 50 ms
  - 2: 125 ms
  - 3: 250 ms
  - 4: 500 ms
  - 5: 1000 ms
  - 6: 2000 ms
  - 7: 4000 ms
- > **Bit 2: AutoProx Enable**
  - 0: AutoProx disabled
  - 1: AutoProx enabled
- > **Bit 0-1: AutoProx Conversion Setting**
  - 0: Update all channels and UIs after 4 AutoProx conversions
  - 1: Update all channels and UIs after 8 AutoProx conversions
  - 2: Update all channels and UIs after 16 AutoProx conversions
  - 3: Update all channels and UIs after 32 AutoProx conversions



## A.5 ProxFusion Settings 0 (0x1012)

Bit	7	6	5	4	3	2	1	0
Description	ATI Mode		Dual Threshold	Inverse	Reserved			

### > Bit 6-7: **ATI Mode**

- 0: Disabled
- 1: Divider Only
- 2: Compensation Only
- 3: Divider And Compensation

### > Bit 5: **Dual Threshold**

- Allow button events to trigger for both positive and negative delta values
- 0: Disabled
- 1: Enabled

### > Bit 4: **Inverse**

- Set button events to trigger for negative deltas. May be necessary for inductive sensing.
- 0: Disabled
- 1: Enabled

## A.6 ProxFusion Settings 1 (0x1013)

Bit	7	6	5	4	3	2	1	0
Description	Enable FOsc Tx	Sensing Mode			Conversion Frequency			

### > Bit 7: **Fosc Tx**

- 0: Disabled
- 1: Run sensor with TX at F<sub>OSC</sub> frequency. Recommended only for inductive sensing.

### > Bit 4-6: **Sensing Mode**

- 0: Disabled
- 3: Self-Capacitance
- 4: Inductance

### > Bit 0-3: **Conversion Frequency**

The following are recommended example values:

- 3: 1.750 MHz
- 7: 0.875 MHz
- 15: 0.4375 MHz

**Note:** The maximum recommended conversion frequency for capacitive sensing is 1 MHz.

## A.7 Proximity Debounce (0x1028)

Bit	7	6	5	4	3	2	1	0
Description	Debounce Exit				Debounce Enter			

### > Bit 4-7: **Debounce Exit**

- 4-bit value
- Number of high-frequency samples while exiting proximity state

### > Bit 0-3: **Debounce Enter**

- 4-bit value
- Number of high-frequency samples while entering proximity state



## A.8 Touch Debounce (0x102C)

Bit	7	6	5	4	3	2	1	0
Description	Debounce Exit				Debounce Enter			

- > Bit 4-7: **Debounce Exit**
  - 4-bit value
  - Number of high-frequency samples while exiting touch state
- > Bit 0-3: **Debounce Enter**
  - 4-bit value
  - Number of high-frequency samples while entering touch state

## A.9 ProxFusion Dividers (0x104A)

Bit	15	14	13	12	11	10	9	8	
Description	Reserved		Fine Divider					Coarse Gain	

Bit	7	6	5	4	3	2	1	0
Description	Coarse Gain							

- > Bit 9-13: **Fine Divider**
  - 5-bit value
- > Bit 0-8: **Coarse Gain**
  - 9-bit value

## A.10 Haptics Control (0x104E)

Bit	7	6	5	4	3	2	1	0
Description	Reserved			Cancel Haptics	Waveform Selection			Trigger Haptics

- > Bit 4: **Cancel Haptics**
  - 0: Haptics Event Enabled
  - 1: Haptics Event Disabled
- > Bit 1-3: **Waveform Selection**
  - 0: WAV0
  - 1: WAV1
  - 2: WAV2
- > Bit 0: **Trigger Haptics**
  - 0: Haptics not triggered
  - 1: Haptics triggered

## A.11 Over-Temperature Settings (0x104F)

Bit	7	6	5	4	3	2	1	0
Description	Reserved			Stop Haptics	Trip Temperature			

- > Bit 4: **Stop Haptics**
  - 0: Haptics Enabled
  - 1: Haptics Disabled
- > Bit 0-3: **Trip Temperature**
  - 0: 29°C



- 1: 36°C
- 2: 44°C
- 3: 49°C
- 4: 56°C
- 5: 64°C
- 6: 71°C
- 7: 81°C
- 8: 89°C
- 9: 99°C
- 10: 106°C
- 11: 116°C
- 12: 126°C
- 13: 136°C
- 14: 146°C
- 15: 159°C

## A.12 H-Bridge Setup (0x1050)

Bit	15	14	13	12	11	10	9	8
Description	Reserved			Ground Inactive Pins	External h-bridge	Drive strength Select		

Bit	7	6	5	4	3	2	1	0
Description	Reserved		Slew Rate		Slew Rate Protection	Shoot-through protection	Over-Temperature Protection	Over-Current Protection

- > **Bit 11: Ground Inactive Pins**
  - 0: Do not ground inactive pins
  - 1: Ground inactive pins
- > **Bit 11: External H-Bridge**
  - 0: Do not use external H-bridge
  - 1: Use external H-bridge
- > **Bit 8-10: Drive Strength**
  - 0:  $DRV_{OFF}$
  - 1:  $DRV_1$
  - 2:  $DRV_{2A}$
  - 3:  $DRV_{2B}$
  - 4:  $DRV_3$
  - 5:  $DRV_5$
- > **Bit 4-5: Slew Rate Selection**
  - 0: 20V/us
  - 1: 40V/us
  - 2: 80V/us
  - 3: 160V/us
- > **Bit 3: Slew Rate Protection**
  - 0: Slew Rate Protection Disabled
  - 1: Slew Rate Protection Enabled
- > **Bit 2: Shoot-Through Protection**
  - 0: Shoot-Through Protection Disabled
  - 1: Shoot-Through Protection Enabled
- > **Bit 1: Over-Temperature Protection**
  - 0: Over-Temperature Protection Disabled
  - 1: Over-Temperature Protection Enabled
- > **Bit 0: Over-Current Protection**
  - 0: Over-Current Protection Disabled
  - 1: Over-Current Protection Enabled



### A.13 Pattern Setup (0x105C, 0x1067, 0x1072, ..., 0x109E)

Bit	7	6	5	4	3	2	1	0
Description	Reserved						Autoresonance	Invert

- > **Bit 1: Autoresonance**
  - 0: Disable autoresonance
  - 1: Enable autoresonance
- > **Bit 0: Invert**
  - 0: Do not invert pattern
  - 1: Invert pattern

### A.14 Waveform Pattern Selection (0x1100, 0x1107, 0x110E)

Bit	15	14	13	12	11	10	9	8
Description	Reserved	Stage 4			Stage 3			Stage2

Bit	7	6	5	4	3	2	1	0
Description	Stage 2		Stage 1			Stage 0		

- > **Bit 12-14: Stage 4**
  - 0: None
  - 1: Pattern 1
  - 2: Pattern 2
  - 3: Pattern 3
  - 4: Pattern 4
  - 5: Pattern 5
  - 6: Pattern 6
  - 7: Pattern 7
- > **Bit 9-11: Stage 3**
  - 0: None
  - 1: Pattern 1
  - 2: Pattern 2
  - 3: Pattern 3
  - 4: Pattern 4
  - 5: Pattern 5
  - 6: Pattern 6
  - 7: Pattern 7
- > **Bit 6-8: Stage 2**
  - 0: None
  - 1: Pattern 1
  - 2: Pattern 2
  - 3: Pattern 3
  - 4: Pattern 4
  - 5: Pattern 5
  - 6: Pattern 6
  - 7: Pattern 7
- > **Bit 3-5: Stage 1**
  - 0: None
  - 1: Pattern 1
  - 2: Pattern 2
  - 3: Pattern 3
  - 4: Pattern 4
  - 5: Pattern 5
  - 6: Pattern 6
  - 7: Pattern 7
- > **Bit 0-2: Stage 0**
  - 0: None



- 1: Pattern 1
- 2: Pattern 2
- 3: Pattern 3
- 4: Pattern 4
- 5: Pattern 5
- 6: Pattern 6
- 7: Pattern 7

### A.15 Power Mode Flags (0x2000)

Bit	7	6	5	4	3	2	1	0
Description	Reserved						Power Mode	

> Bit 0-1: **Power Mode**

- 0: Normal Power
- 1: Ultra Low Power
- 2: Auto
- 3: Halt

### A.16 Device Status (0x2001)

Bit	7	6	5	4	3	2	1	0
Description	Reserved						AutoProx Error	Show Reset

> Bit 1: **AutoProx Error**

- 0: Disabled
- 1: An error occurred with the AutoProx limits. The device will perform regular measurements rather than AutoProx conversions in Ultra Low power mode.

> Bit 0: **Show Reset**

- 0: Disabled
- 1: System reset event occurred

### A.17 Event Flags (0x2002)

Bit	7	6	5	4	3	2	1	0
Description	Reserved			Haptics Event	Touch Event	Proximity Event	ATI Event	Power Mode Event

> Bit 4: **Haptics Event**

- 0: No event
- 1: Haptics event occurred
- Cleared on read

> Bit 3: **Touch Event**

- 0: No event
- 1: Touch event occurred
- Cleared on read

> Bit 2: **Proximity Event**

- 0: No event
- 1: Proximity event occurred
- Cleared on read

> Bit 1: **ATI Event**

- 0: No event
- 1: ATI event occurred
- Cleared on read



> Bit 0: **Power Mode Event**

- 0: No event
- 1: Power mode change occurred
- Cleared on read

### A.18 ProxFusion States (0x2003)

Bit	7	6	5	4	3	2	1	0
Description	Reserved						ATI Error	Reserved

> Bit 1: **ATI Error**

- 0: No error
- 1: ProxFusion channel failed to calibrate correctly

### A.19 Button Event Flags (0x2005)

Bit	7	6	5	4	3	2	1	0
Description	Current Power Mode	Report Rate	Sensitivity	Touch Event	Proximity Event	LTA Halt	Debounce	Output State

> Bit 7: **Current Power Mode**

- 0: Normal power
- 1: ULP.

> Bit 6: **Report Rate**

- 0: Slow sampling
- 1: Fast Sampling.

> Bit 5: **Sensitivity**

- 0: Low sensitivity
- 1: High sensitivity.

> Bit 4: **Touch Event**

- 0: No event
- 1: Touch event. *Output State* transitioned from '0' to '1'.

> Bit 3: **Proximity Event**

- 0: No event
- 1: Proximity event.

> Bit 2: **LTA Halt**

- 0: LTA is filtering normally
- 1: LTA filter is halted to improve channel sensitivity.

> Bit 1: **Debounce**

- 0: Button UI not currently debouncing
- 1: Button UI currently debouncing by sampling at normal power report rate.

> Bit 0: **Output State**

- 0: Button UI delta currently below threshold
- 1: Button UI delta currently above threshold. Button is considered "pressed".





## B Revision History

Release	Date	Changes
v 1.0	December/2024	Initial release



## Contact Information


	South Africa (Headquarters)	China
<b>Physical Address</b>	1 Bergsig Avenue Paarl 7646 South Africa	Room 501A, Block A T-Share International Centre Taoyuan Road, Nanshan District Shenzhen, Guangdong, PRC
<b>Tel</b>	+27 21 863 0033	+86 755 8303 5294 ext 808
<b>Email</b>	info@azoteq.com	info@azoteq.com

	USA	Taiwan
<b>Physical Address</b>	7000 North Mopac Expressway Suite 200 Austin TX 78731 USA	Xintai 5th Road, Sec. 1 No. 99, 9F-12C Xizhi District 221001 New Taipei City Taiwan
<b>Tel</b>	+1 512 538 1995	+886 932 219 444
<b>Email</b>	info@azoteq.com	info@azoteq.com

*Visit [www.azoteq.com](http://www.azoteq.com)  
for a list of distributors and worldwide representation.*

Patents as listed on [www.azoteq.com/patents-trademarks/](http://www.azoteq.com/patents-trademarks/) may relate to the device or usage of the device.

Azoteq®, Crystal Driver®, IQ Switch®, ProxSense®, ProxFusion®, LightSense™, SwipeSwitch™, Dycal™, TriggerMax™, WearMax™, and the  logo are trademarks of Azoteq.

The information in this Datasheet is believed to be accurate at the time of publication. Azoteq uses reasonable effort to maintain the information up-to-date and accurate, but does not warrant the accuracy, completeness or reliability of the information contained herein. All content and information are provided on an “as is” basis only, without any representations or warranties, express or implied, of any kind, including representations about the suitability of these products or information for any purpose. Azoteq disclaims all warranties and conditions with regard to these products and information, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property rights. Azoteq assumes no liability for any damages or injury arising from any use of the information or the product or caused by, without limitation, failure of performance, error, omission, interruption, defect, delay in operation or transmission, even if Azoteq has been advised of the possibility of such damages. The applications mentioned herein are used solely for the purpose of illustration and Azoteq makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Azoteq products are not authorized for use as critical components in life support devices or systems. No licenses to patents are granted, implicitly, express or implied, by estoppel or otherwise, under any intellectual property rights. In the event that any of the abovementioned limitations or exclusions does not apply, it is agreed that Azoteq's total liability for all losses, damages and causes of action (in contract, tort (including without limitation, negligence) or otherwise) will not exceed the amount already paid by the customer for the products. Azoteq reserves the right to alter its products, to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and information, its products, programs and services at any time or to move or discontinue any contents, products, programs or services without prior notification. For the most up-to-date information and binding Terms and Conditions please refer to [www.azoteq.com](http://www.azoteq.com).

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Azoteq:](#)

[IQS396001QFR](#)