TOSHIBA

32-bit RISC Microcontroller TX03 Series

TMPM370FYDFG / TMPM370FYFG

TOSHIBA CORPORATION

Semiconductor & Storage Products Company

Revision History

*** ARM, ARM Powered, AMBA, ADK, ARM9TDMI, TDMI, PrimeCell, RealView, Thumb, Cortex,

Coresight, ARM9, ARM926EJ-S, Embedded Trace Macrocell, ETM, AHB, APB, and KEIL are registered trademarks or trademarks of ARM Limited in the EU and other countries. **

TMPM370FYDFG/FYFG

TMPM370FYDFG/FYFG is a 32-bit RISC microprocessor series with an ARM Cortex™-M3 microprocessor core.

Features of the TMPM370FYDFG/FYFG are as follows:

1.1 Features

- 1. ARM Cortex-M3 microprocessor core
	- a. Improved code efficiency has been realized through the use of Thumb®-2 instruction.
		- New 16-bit Thumb instructions for improved program flow
		- New 32-bit Thumb instructions for improved performance
		- New Thumb mixed 16-/32-bit instruction set can produce faster, more efficient code.
	- b. Both high performance and low power consumption have been achieved.
		- [High performance]
		- 32-bit multiplication ($32 \times 32 = 32$ bit) can be executed with one clock.
		- Division takes between 2 and 12 cycles depending on dividend and devisor
		- [Low power consumption]
		- Optimized design using a low power consumption library
		- Standby function that stops the operation of the micro controller core
	- c. High-speed interrupt response suitable for real-time control
		- An interruptible long instruction.
		- Stack push automatically handled by hardware.
- 2. On Chip program memory and data memory
	- On-chip RAM : 10Kbyte
	- On-chip FlashROM : 256Kbyte
- 3. 16-bit timer (TMRB) : 8 channels
	- 16-bit interval timer mode
	- 16-bit event counter mode
	- Input capture function
	- External trigger PPG output
- 4. Watchdog timer (WDT) : 1 channel

Watchdog timer (WDT) generates a reset or a non-maskable interrupt (NMI).

- 5. Power_On reset function (POR)
- 6. Voltage detect function (VLTD)
- 7. Oscillation frequency detect function (OFD)
- 8. Vector engine (VE) : 1unit
	- Calculation circuit for motor control
	- Corresponding to 2 motors
- 9. Programmable motor driver (PMD) : 2channels
	- 3phase complementary PWM generator
	- Synchronous AD convert start trigger generator
	- Emergency protective function (EMG / Comparator output)
- 10. Encoder input circuit (ENC) : 2channels
	- Correspond to incremental encoder (AB / ABZ)
	- Rotation direction detection
	- Counter for absolute position detection
	- Comparator for position detection
	- Noise filter
	- 3 phase sensor input
- 11. General-purpose serial interface(SIO/UART) : 4channels

Either UART mode or synchronous mode can be selected (4byte FIFO equipped)

- 12. 12 bit AD converter (ADC) : 2units (Analog input : 22channel)
	- Start by the internal trigger : TMRB interrupt / PMD trigger
	- Constant conversion mode
	- AD monitoring 2ch
	- Conversion speed 2 µsec (@ADC conversion clock = 40 MHz)
- 13. OP-Amp(AMP) : 4 channel

8 gain can be selected

14. Comparator(CMP) : 3+1 channel

- Protection for motor emergence stop
- 2 input type (OP-Amp output/analog input)

15. Input/ output ports (PORT) : 76 pins

I/O pin : 74 pins Input pin : 2 pins

DSHIBA

16. Interrupt source

- Internal 62 factors : The order of precedence can be set over 7 levels. (except the watchdog timer interrupt)
- External 16 factors : The order of precedence can be set over 7 levels.
- 17. Standby mode

Standby modes : IDLE, STOP

- 18. Clock generator (CG)
	- On-chip PLL (8 times)
	- Clock gear function : The high-speed clock can be divided into 1/1, 1/2, 1/4, 1/8 or 1/16.

19. Endian

Little endian

- 20. Maximum operating frequency : 80 MHz
- 21. Operating voltage range
	- 4.5 V to 5.5 V (with on-chip regulator)

22. Temperature range

- −40°C to 85°C (except during Flash writing/ erasing)
- 0°C to 70°C (during Flash writing/ erasing)

23. Package

- P-QFP100-1420-0.65Q (14 mm \times 20 mm, 0.65 mm pitch)
- P-LQFP100-1414-0.50H (14 mm \times 14 mm, 0.5 mm pitch)

1.2 Block Diagram

Figure 1-1 TMPM370FYDFG/FYFG block diagram

1.3 Pin Layout (Top view)

The pin layout of TMPM370FYDFG/FYFG is a figure below.

Figure 1-2 Pin Layout (QFP100)

Figure 1-3 Pin Layout (LQFP100)

1.4 Pin names and Functions

Table 1-1 sorts the input and output pins of the TMPM370FYDFG/FYFG by pin or port. Each table includes alternate pin names and functions for multi-function pins.

1.4.1 Sorted by Port

Table 1-1 Pin Names and Functions Sorted by Port (5/5)

Note 1: AVSS must be connected to GND even if the AD converter is not used.

Note 2: Must be connected to power supply even if AD converter is not used.

1.5 Pin Numbers and Power Supply Pins

Table 1-2 Pin Numbers and Power Supplies

Note: VOUT15 and VOUT3 must be connected with the same value of capacitors.

2. Processor Core

The TX03 series has a high-performance 32-bit processor core (the ARM Cortex-M3 processor core). For information on the operations of this processor core, please refer to the "Cortex-M3 Technical Reference Manual" issued by ARM Limited.This chapter describes the functions unique to the TX03 series that are not explained in that document.

2.1 Information on the processor core

The following table shows the revision of the processor core in the TMPM370FYDFG/FYFG.

Refer to the detailed information about the CPU core and architecture, refer to the ARM manual "Cortex-M series processors" in the following URL:

http://infocenter.arm.com/help/index.jsp

2.2 Configurable Options

The Cortex-M3 core has optional blocks. The optional blocks of the revision r2p0 are ETM™ and MPU. The following tables shows the configurable options in the TMPM370FYDFG/FYFG.

2.3 Exceptions/ Interruptions

Exceptions and interruptions are described in the following section.

2.3.1 Number of Interrupt Inputs

The number of interrupt inputs can optionally be defined from 1 to 240 in the Cortex-M3 core.

TMPM370FYDFG/FYFG has 78 interrupt inputs. The number of interrupt inputs is reflected in <INTLINESNUM[4:0]> bit of NVIC register. In this product, if read <INTLINESNUM[4:0]> bit, 0x00 is read out.

2.3.2 Number of Priority Level Interrupt Bits

The Cortex-M3 core can optionally configure the number of priority level interrupt bits from 3 bits to 8 bits.

TMPM370FYDFG/FYFG has 3 priority level interrupt bits. The number of priority level interrupt bits is used for assigning a priority level in the interrupt priority registers and system handler priority registers.

2.3.3 SysTick

The Cortex-M3 core has a SysTick timer which can generate SysTick exception.

For the detail of SysTick exception, refer to the section of "SysTick" in the exception and the register of SysTick in the NVIC register.

2.3.4 SYSRESETREQ

The Cortex-M3 core outputs SYSRESETREQ signal when <SYSRESETREQ> bit of Application Interrupt and Reset Control Register are set.

TMPM370FYDFG/FYFG provides the same operation when SYSRESETREQ signal are output.

2.3.5 LOCKUP

When irreparable exception generates, the Cortex-M3 core outputs LOCKUP signal to show a serious error included in software.

TMPM370FYDFG/FYFG does not use this signal. To return from LOCKUP status, it is necessary to use non-maskable interruput (NMI) or reset.

2.3.6 Auxiliary Fault Status register

The Cortex-M3 core provides auxiliary fault status registers to supply additional system fault information to software.

However, TMPM370FYDFG/FYFG is not defined this function. If auxiliary fault status register is read, always "0x0000_0000" is read out.

2.4 Events

The Cortex-M3 core has event output signals and event input signals. An event output signal is output by SEV instruction execution. If an event is input, the core returns from low-power consumption mode caused by WFE instruction.

TMPM370FYDFG/FYFG does not use event output signals and event input signals. Please do not use SEV instruction and WFE instruction.

2.5 Power Management

The Cortex-M3 core provides power management system which uses SLEEPING signal and SLEEPDEEP signal. SLEEPDEEP signals are output when <SLEEPDEEP> bit of System Control Register is set.

These signals are output in the following circumstances:

-Wait-For-Interrupt (WFI) instruction execution

-Wait-For-Event (WFE) instruction execution

-the timing when interrupt-service-routine (ISR) exit in case that <SLEEPONEXIT> bit of System Control Register is set.

TMPM370FYDFG/FYFG does not use SLEEPDEEP signal so that <SLEEPDEEP> bit must not be set. And also event signal is not used so that please do not use WFE instruction.

For detail of power management, refer to the Chapter "Clock/Mode control."

2.6 Exclusive access

In Cortex-M3 core, the DCode bus system supports exclusive access. However TMPM370FYDFG/FYFG does not use this function.

3. Memory Map

3.1 Memory Map

The memory maps for TMPM370FYDFG/FYFG are based on the ARM Cortex-M3 processor core memory map. The internal ROM, internal RAM and special function registers (SFR) of TMPM370FYDFG/FYFG are mapped to the Code, SRAM and peripheral regions of the Cortex-M3 respectively. The special function register (SFR) means the control registers of all input/output ports and peripheral functions. The SRAM and SFR areas are all included in the bit-band region.

The CPU register area is the processor core's internal register region.

For more information on each region, see the "Cortex-M3 Technical Reference Manual".

Note that access to regions indicated as "Fault" causes a memory fault if memory faults are enabled, or causes a hard fault if memory faults are disabled. Also, do not access the vendor-specific region.

3.1.1 TMPM370FYDFG/FYFG Memory Map

Figure 3-1 shows the memory map of the TMPM370FYDFG/FYFG.

Figure 3-1 Memory Map

3.2 Details of SFR area

Table 3-1 shows the details of the SFR area.

Do not access a reserved area in Table 3-1. See the chaper of each peripheral function for datails.

Start Address	End Address	Peripheral
0x4000_0000	0x4000_037F	PORT
0x4000 0380	0x4000 FFFF	Reserved
0x4001 0000	0x4001 01FF	TMRB
0x4001 0200	0x4001 03FF	Reserved
0x4001_0400	0x4001_053F	ENC
0x4001 0540	0x4002 007F	Reserved
0x4002_0080	0x4002 017F	SIO/UART
0x4002 0180	0x4002 FFFF	Reserved
0x4003 0000	0x4003 02FF	ADC
0x4003 0300	0x4003 FFFF	Reserved
0x4004 0000	0x4004 003F	WDT
0x4004 0040	0x4004 01FF	Reserved
0x4004 0200	0x4004 023F	СG
0x4004_0240	0x4004_07FF	Reserved
0x4004 0800	0x4004 083F	OFD
0x4004 0840	0x4004 08FF	Reserved
0x4004 0900	0x4004 093F	VLTD
0x4004 0940	0x4004 FFFF	Reserved
0x4005 0000	0x4005 023F	VE
0x4005 0240	0x4005 03FF	Reserved
0x4005 0400	0x4005 04FF	PMD
0x4005_0500	0x4007_FFFF	Reserved
0x4008 0000	0x41FF_EFFF	Hard fault
0x41FF_F000	0x41FF_F03F	FLASH

Table 3-1 Details of SFR

4. Reset operation

4.1 Initial state

The internal circuits, register settings and pin status are undefined right after the power-on. The state continues until the RESET pin receives "Low" level signal after all the power supply voltage is applied.

4.2 Reset operation

TMPM370FYDFG/FYFG has Power-on reset circuit, power-on reset signal is generated when power supply is turned on. When reset from external RESET pin, input reset signal to RESET pin at "Low" level for minimum duration of 1.2µsec while power supply voltage is in the operating range.

4.3 After Reset

When the reset is released, the system control register and the internal I/O register of the Cortex-M3 processor core are initialized. Note that the PLL multiplication circuit stops after releasing the reset. Therefore, set CGOSCCR register and CGPLLSEL register to use PLL multiplication circuit.

After the reset exception handling is executed, the program branches off to the interrupt service routine. The address with which the interrupt service routine starts is stored in 0x0000_0004.

Note 1: It is possible to turn power on after RESET pin is set to "Low". Note 2: The reset operation may alter the internal RAM state.

5. Clock / Mode Control

5.1 Features

The clock/mode control block enables to select clock gear, prescaler clock and warm-up of the PLL clock multiplication circuit and oscillator.

There is also the low power consumption mode which can reduce power consumption by mode transitions.

This chapter describes how to control clock operating modes and mode transitions.

The clock/mode control block has the following functions:

- Controls the system clock
- Controls the prescaler clock
- Controls the PLL multiplication circuit
- Controls the warm-up timer

In addition to NORMAL mode, the TMPM370FYDFG/FYFG can operate in six types of low power mode to reduce power consumption according to its usage conditions.

5.2 Registers

5.2.1 Register List

The following table shows the CG-related registers and addresses.

5.2.2 CGSYSCR (System control register)

5.2.3 CGOSCCR (Oscillation control register)

5.2.4 CGSTBYCR (Standby control register)

5.2.5 CGPLLSEL (PLL Selection Register)

5.3 Clock control

5.3.1 Clock Type

Each clock is defined as follows :

The high-speed clock fc and the prescaler clock φT0 are dividable as follows.

5.3.2 Initial Values after Reset

Reset operation initializes the clock configuration as follows.

Reset operation causes all the clock configurations to be the same as $f_{\rm OSC}$.

 $f_C = f_{OSC}$ $f_{\text{SYS}} = f_{\text{C}}$ (= f_{OSC}) $f_{\text{periph}} = f_C$ (= f_{OSC}) ϕ T0 = f_{periph} (= f_{OSC})

5.3.3 Clock system Diagram

Figure 5-1 shows the clock system diagram.

Figure 5-1 Clock Block Diagram

The input clocks selector shown with an arrow are set as default after reset.

5.3.4 Clock Multiplication Circuit (PLL)

This circuit outputs the f_{PLL} clock that is octuple of the high-speed oscillator output clock (fosc.) As a result, the input frequency to oscillator can be low, and the internal clock be made high-speed.

The PLL is disabled after reset. To enable the PLL, set "1" to the CGOSCCR<PLLON> bit and set "1" to the CGPLLSEL \leq PLLSEL \geq . Then f_{PLL} clock output is octuple of the high-speed oscillator (fosc).

The PLL requires a certain amount of time to be stabilized, which should be secured using the warm-up functionor other methods.

Note:It takes approximately 200µs for the PLL to be stabilized.

5.3.4.1 The sequence of PLL setting

The following shows PLL setting sequence after reset.

Note: When you stop PLL, please check that it is the register CGPLLSEL<PLLSEL> = "0" after setting up the CGPLLSEL<PLLSEL> = "0". Then, please set up CGOSCCR<PLLON> = "0" (PLL stoped).

5.3.5 Warm-up function

The warm-up function secures the stability time for the oscillator and the PLL with the warm-up timer. The warm-up function is used when returning from STOP mode. For detail function, describes in "5.6.6 Warm-up".

Note:Do not shift to STOP mode, during operating warm-up timer.

In this case, an interrupt for returning from the low power consumption mode triggers the automatic timer count. After the specified time is reached, the system clock is output and the CPU starts operation.

In STOP modes, the PLL is disabled. When returning from these modes, configure the warm-up time in consideration of the stability time of the PLL and the internal oscillator.

How to configure the warm-up function.

1. Specify the count up clock

Specify the count up clock for the warm-up counter in the CGOSCCR<WUPSEL1> and <WUPSEL2> bit. (Write "0" to <WUPSEL1> and write "0" or "1" to <WUPSEL2>. "0" specifies internal oscillator and "1" specifies external oscillator.)

2. Specify the warm-up counter value

The warm-up time can be selected by setting the CGOSCCR<WUODR[11:0]>.

The following shows the warm-up setting and example.

Warm-up cycles = $\frac{\text{Setting value of warm-up time}}{\text{if the number of years}}$ Input cycle by frequency(s)

 α <example 1>Setting 5 ms of warm-up time with 8MHz oscillator

```
Setting value of warm-up time
Input cycle by frequency(s)
                              = 
                                  5ms 
                                 1/8MHz 
                                           = 40,000cycles = 0x9C40
```
Drop the last 4 bits, set 0x9C4 into the CGOSCCR<WUODR[11:0]>.

3. Confirm the start and completion of warm-up

The CGOSCCR<WUEON><WUEF> is used to confirm the start and completion of warm-up through software (instruction).

Note: The warm-up timer operates according to the oscillation clock, and it may contain errors if there is any fluctuation in the oscillation frequency. Therefore, the warm-up time should be taken as approximate time.
TOSHIBA

The following shows the warm-up setting.

 ϵ <example> Securing the stability time for the PLL (fc = fosc1)

- : Warm-up time setting
- : Enable warm-up counting (WUP)

: Write "0" to CGOSCCR<WUPSEL1>

Read CGOSCCR<WUEF> : Wait until the state becomes "0" (warm-up is finished)

5.3.6 System Clock

The TMPM370FYDFG/FYFG offers high-speed clock as system clock. The high-speed clock is dividable.

- Input frequency from X1 and X2 : 8 MHz to 10MHz
- Clock gear : 1/1, 1/2, 1/4, 1/8, 1/16 (after reset : 1/1)

Table 5-1 Range of high-speed frequency (unit : MHz)

Input freq.		Min. oper- Max. oper- ating freq. ating freq.	After reset	Clock gear (CG) : PLL = ON				Clock gear (CG) : PLL = OFF						
				$(PLL =$ OFF, $CG =$ 1/1)	1/1	1/2	1/4	1/8	1/16	1/1	1/2	1/4	1/8	1/16
OSC	8			8	64	32	16	8	4	8	4	2		
	10		80	10	80	40	20	10	5	10	5	2.5	1.25	

Note 1: PLL=ON/OFF setting: available in CGOSCCR<PLLON>.

Note 2: Switching of clock gear is executed when a value is written to the CGSYSCR<GEAR[2:0]> register. The actual switching takes place after a slight delay.

Note 3: ."-" : Reserved

Note 4: Do not use 1/16 when "PLL =OFF" is used.

Note 5: Do not use 1/16 when SysTick is used.

5.3.7 Prescaler Clock Control

Each peripheral function has a prescaler for dividing a clock. As the clock φT0 to be input to each prescaler, the "fperiph" clock specified in the CGSYSCR<FPSEL> can be divided according to the setting in the CGSY-SCR<PRCK[2:0]>. After the controller is reset, fperiph/1 is selected as φT0.

Note:To use the clock gear, ensure that you make the time setting such that prescaler output φTn from each peripheral function is slower than fsys (φTn < fsys). Do not switch the clock gear while the timer counter or other peripheral function is operating.

5.4 Modes and Mode Transitions

5.4.1 Mode Transitions

The NORMAL mode use the high-speed clock for the system clock .

The IDLE and STOP modes can be used as the low power consumption mode that enables to reduce power consumption by halting processor core operation.

Figure 5-3 shows mode transition diagram.

For a detail of sleep-on-exit, refer to "Cortex-M3 Technical Reference Manual".

Figure 5-3 Mode Transition Diagram

Note:The warm-up is needed. The warm-up time must be set in NORMAL mode before changing to STOP mode. Regarding warm-up time, refer to "5.6.6 Warm-up".

5.5 Operation Mode

As an operation mode, NORMAL is available. The features of NORMAL mode are described in the following section.

5.5.1 NORMAL mode

This mode is to operate the CPU core and the peripheral hardware by using the high-speed clock. It is shifted to the NORMAL mode after reset.

5.6 Low Power Consumption Modes

The TMPM370FYDFG/FYFG has two low power consumption modes: IDLE and STOP. To shift to the low power consumption mode, specify the mode in the system control register CGSTBYCR<STBY[2:0]> and execute the WFI (Wait For Interrupt) instruction.In this case, execute reset or generate the interrupt to release the mode. Releasing by the interrupt requires settings in advance. See the chapter "Exceptions" for details.

Note 1: The TMPM370FYDFG/FYFG does not offer any event for releasing the low power consumption mode. Transition to the low power consumption mode by executing the WFE (Wait For Event) instruction is prohibited.

Note 2: The TMPM370FYDFG/FYFG does not support the low power consumption mode configured with the SLEEP-DEEP bit in the Cortex-M3 core. Setting the <SLEEPDEEP> bit of the system control register is prohibited.

The features of each mode are described as follows.

5.6.1 IDLE Mode

Only the CPU is stopped in this mode. Each peripheral function has one bit in its control register for enabling or disabling operation in the IDLE mode. When the IDLE mode is entered, peripheral functions for which operation in the IDLE mode is disabled stop operation and hold the state at that time.

The following peripheral functions can be enabled or disabled in the IDLE mode. For setting details, see the chapter on each peripheral function.

- 16-bit timer / event counter (TMRB)
- Serial channel (SIO/UART)
- Watchdog timer (WDT)
- Vector Engine (VE)

Note:WDT should be stopped before entering IDLE mode.

5.6.2 STOP mode

All the internal circuits including the internal oscillator are brought to a stop in the STOP mode.

By releasing the STOP mode, the device returns to the preceding mode of the STOP mode and starts operation.

The STOP mode enables to select the pin status by setting the CGSTBYCR<DRVE>. Table 5-2 shows the pin status in the STOP mode.

	Pin name	I/O	$<$ DRVE $>$ = 0	$<$ DRVE $>$ = 1		
	X ₁ Input only			\times		
	X ₂	Output only	"High" level output			
Not port	RESET, MODE	Input only		\circ		
	TMS TCK TDI TRST	Input	\circ			
	TDO	Output	Enabled when data is valid. Disabled when data is invalid.			
	SWCLK	Input	\circ			
		Input		\circ		
	SWDIO	Output	Enabled when data is valid. Disabled when data is invalid.			
Port	TRACECLK TRACEDATA0 TRACEDATA1 SWV	Output	\circ			
	UOO,1 VO0,1 WO0,1 XO0,1 YO0,1 ZO0,1	Output	Enabled when data is valid. Disabled when data is invalid.			
	INTO, INT1, INT2 INT3, INT4, INT5 INT6, INT7, INT8 INT9, INTA, INTB INTC, INTD, INTE INTF	Input	\circ			
	Other function pins other	Input	\times	\mathbf{o}		
	than the above or the ports that are used as general purpose ports.	Output	\times	\mathbf{o}		

Table 5-2 Pin States in the STOP mode

ο : Input or output enabled.

× : Input or output disabled.

5.6.3 Low power Consumption Mode Setting

The low power consumption mode is specified by the setting of the standby control register CGST-BYCR<STBY[2:0]>.

Table 5-3 shows the mode setting in the $\langle STBY[2:0]\rangle$.

Mode	CGSTBYCR <stby[2:0]></stby[2:0]>
STOP	001
IDLE	011

Table 5-3 Low power consumption mode setting

Note:Do not set any value other than those shown above in <STBY[2:0]>.

5.6.4 Operational Status in Each Mode

Table 5-4 shows the operational status in each mode.

For I/O port, "o" and "x" indicate that input/output is enabled and disabled respectively. For other functions, "ο" and "×" indicate that clock is supplied and is not supplied respectively.

Block	NORMAL	IDLE	STOP
Processor core	\circ	\times	\times
I/O port	\circ	\circ	(Note1) \star
PMD	\circ	\circ	\times
ENC	\circ	\mathbf{o}	\times
OFD	\circ	\circ	\times
ADC	\mathbf{o}	\mathbf{o}	\times
VE	\circ		\times
SIO	\mathbf{o}	ON/OFF	\times
SBI	\mathbf{o}	selectable for	\times
TMRB	\circ	each module	\times
WDT	\mathbf{o}		\times
AMP/CMP	\circ	\mathbf{o}	o (Note2)
VLTD	\circ	\circ	o (Note2)
POR	\circ	\mathbf{o}	o (Note2)
CG	\circ	\mathbf{o}	\times
PLL	\mathbf{o}	\circ	\times
High-speed oscilla- tor (fc)	\circ	\mathbf{o}	\times

Table 5-4 Operational Status in Each Mode

ο : Operating

× : Stopped

Note 1: It depends on CGSTBYCR<DRVE>. Note 2: The blocks are not stopped even though the clock is halted.

5.6.5 Releasing the Low Power Consumption Mode

The low power consumption mode can be released by an interrupt request, Non-Maskable Interrupt (NMI) or reset. The release source that can be used is determined by the low power consumption mode selected.

Details are shown in Table 5-5.

Table 5-5 Release Source in Each Mode

ο : Starts the interrupt handling after the mode is released. (The reset initializes the LSI)

× : Unavailable

- Note 1: To release the low power consumption mode by using the level mode interrupt, keep the level until the interrupt handling is started. Changing the level before then will prevent the interrupt handling from starting properly.
- Note 2: For shifting to the low power consumption mode, set the CPU to prohibit all the interrupts other than the release source. If not, releasing may be executed by an unspecified for wake up.
- Note 3: Refer to "5.6.6 Warm-up" about warm-up time.
	- Release by interrupt request

To release the low power consumption mode by an interrupt, the CPU must be set in advance to detect the interrupt. In addition to the setting in the CPU, the clock generator must be set to detect the interrupt to be used to release the STOP modes.

• Release by Non-Maskable Interrupt (NMI)

There is a watchdog timer interrupt (INTWDT) as a non-maskable interrupt source. INTWDT can only be used in the IDLE mode.

• Release by reset

Any low power consumption mode can be released by reset from the RESET pin. After that, the mode switches to the NORMAL mode and all the registers are initialized as is the case with normal reset.

• Release by SysTick interrupt

SysTick interrupt can only be used in IDLE mode.

Refer to "Interrupts" for detail.

5.6.6 Warm-up

Mode transition may require the warm-up so that the internal oscillator provides stable oscillation.

In the mode transition from STOP to the NORMAL, the warm-up counter is activated automatically. And then the system clock output is started after the elapse of configured warm-up time. It is necessary to set a oscillator to be used for warm-up in the CGOSCCR<WUPSEL1>(Note1) and to set a warm-up time in the CGOSCCR<WUODR> before executing the instruction to enter the STOP mode.

- Note 1: Always set CGOSCCR<WUPSEL1> to "0".
- Note 2: In STOP modes, the PLL is disabled. When returning from these mode, configure the warm-up time in consideration of the stability time of the PLL and the internal oscillator. It takes approximately 200µs for the PLL to be stabilized.
- Note 3: Do not write "1" to CGOSCCR<WUEON> bit, at the setting of returning from low consumption mode with automatic warming-up.

Table 5-6 shows whether the warm-up setting of each mode transition is required or not.

Mode transition	Warm-up setting
$NORMAL \rightarrow IDLE$	Not required
$NORMAL \rightarrow STOP$	Not required
IDLE \rightarrow NORMAL	Not required
$STOP \rightarrow NORMAL$	Auto-warm-up

Table 5-6 Warm-up setting in mode transition

5.6.7 Clock Operation in Mode Transition

The clock operation in mode transition are described Chapter 5.6.7.1.

5.6.7.1 Transition of operation modes : NORMAL \rightarrow STOP \rightarrow NORMAL

When returning to the NORMAL mode from the STOP mode, the warm-up is activated automatically. It is necessary to set the warm-up time before entering the STOP mode.

Returning to the NORMAL mode by reset does not induce the automatic warm-up. Keep the reset signal asserted until the oscillator operation becomes stable.

6. Exceptions

This chapter describes features, types and handling of exceptions.

Exceptions have close relation to the CPU core. Refer to "Cortex-M3 Technical Reference Manual" if needed.

6.1 Overview

Exceptions have close relation to the CPU core. Refer to "Cortex-M3 Technical Reference Manual" if needed.

There are two types of exceptions: those that are generated when some error condition occurs or when an instruction to generate an exception is executed; and those that are generated by hardware, such as an interrupt request signal from an external pin or peripheral function.

All exceptions are handled by the Nested Vectored Interrupt Controller (NVIC) in the CPU according to the respective priority levels. When an exception occurs, the CPU stores the current state to the stack and branches to the corresponding interrupt service routine (ISR). Upon completion of the ISR, the information stored to the stack is automatically restored.

6.1.1 Exception types

The following types of exceptions exist in the Cortex-M3.

For detailed descriptions on each exception, refer to "Cortex-M3 Technical Reference Manual".

- Reset
- Non-Maskable Interrupt (NMI)
- Hard Fault
- Memory Management
- Bus Fault
- Usage Fault
- SVCall (Supervisor Call)
- Debug Monitor
- PendSV
- SysTick
- External Interrupt

6.1.2 Handling Flowchart

Each step is described later in this chapter. The following shows how an exception/interrupt is handled. In the following descriptions, indicates hardware handling. indicates software handling.

6.1.2.1 Exception Request and Detection

(1) Exception occurrence

Exception sources include instruction execution by the CPU, memory accesses, and interrupt requests from external interrupt pins or peripheral functions.

An exception occurs when the CPU executes an instruction that causes an exception or when an error condition occurs during instruction execution.

An exception also occurs by an instruction fetch from the Execute Never (XN) region or an access violation to the Fault region.

An interrupt request is generated from an external interrupt pin or peripheral function.For interrupts that are used for releasing a standby mode, relevant settings must be made in the clock generator. For details, refer to "6.5 Interrupts".

(2) Exception detection

If multiple exceptions occur simultaneously, the CPU takes the exception with the highest priority.

Table 6-1 shows the priority of exceptions. "Configurable" means that you can assign a priority level to that exception. Memory Management, Bus Fault and Usage Fault exceptions can be enabled or disabled. If a disabled exception occurs, it is handled as Hard Fault.

No.	Exception type	Priority	Description
1	Reset	-3 (highest)	Reset pin, WDT, POR, VLTD, OFD or SYSRETREQ
2	Non-Maskable Interrupt	-2	WDT
3	Hard Fault	-1	Fault that cannot activate because a higher-priority fault is being han- dled or it is disabled
4	Memory Management	Configurable	Exception from the Memory Protection Unit (MPU) (Note 1) Instruction fetch from the Execute Never (XN) region
5	Bus Fault	Configurable	Access violation to the Hard Fault region of the memory map
6	Usage Fault	Configurable	Undefined instruction execution or other faults related to instruction execution
$7 - 10$	Reserved	$\overline{}$	
11	SVCall	Configurable	System service call with SVC instruction
12	Debug Monitor	Configurable	Debug monitor when the CPU is not faulting
13	Reserved		
14	PendSV	Configurable	Pendable system service request
15	SysTick	Configurable	Notification from system timer
$16-$	External interrupt	Configurable	External interrupt pin or peripheral function (Note2)

Table 6-1 Exception Types and Priority

Note 1: **This product does not contain the MPU.**

Note 2: **External interrupts have different sources and numbers in each product. For details, see"6.5.1.5 List of Interrupt Sources".**

- (3) Priority setting
	- Priority level

The external interrupt priority is set to the interrupt priority register and other exceptions are set to $\langle \text{PRI} \rangle$ n bit in the system handler priority register.

The configuration <PRI_n> can be changed, and the number of bits required for setting the priority varies from 3 bits to 8 bits depending on products. Thus, the range of priority values you can specify is different depending on products.

In the case of 8-bit configuration, the priority can be configured in the range from 0 to 255. The highest priority is "0". If multiple elements with the same priority exist, the smaller the number, the higher the priority becomes.

Note: **<PRI_n> bit is defined as a 3-bit configuration with this product.**

• Priority grouping

The priority group can be split into groups. By setting the <PRIGROUP> of the application interrupt and reset control register, <PRI_n> can be divided into the pre-emption priority and the sub priority.

A priority is compared with the pre-emption priority. If the priority is the same as the preemption priority, then it is compared with the sub priority. If the sub priority is the same as the priority, the smaller the exception number, the higher the priority.

The Table 6-2 shows the priority group setting. The pre-emption priority and the sub priority in the table are the number in the case that <PRI_n> is defined as an 8-bit configuration.

	<pri_n[7:0]></pri_n[7:0]>		Number of	Number of subpriorities	
<prigroup[2:0]> setting</prigroup[2:0]>	Pre-emption field	Subpriority field	pre-emption priorities		
000	[7:1]	[0]	128	2	
001	$[7:2]$	[1:0]	64	$\overline{4}$	
010	$[7:3]$	[2:0]	32	8	
011	[7:4]	[3:0]	16	16	
100	[7:5]	[4:0]	8	32	
101	[7:6]	[5:0]	$\overline{4}$	64	
110	$[7]$	[6:0]	$\overline{2}$	128	
111	None	[7:0]	1	256	

Table 6-2 Priority grouping setting

Note: **If the configuration of <PRI_n> is less than 8 bits, the lower bit is "0". For the example, in the case of 3-bit configuration, the priority is set as <PRI_n[7:5]> and <PRI_n[4:0]> is "00000".**

6.1.2.2 Exception Handling and Branch to the Interrupt Service Routine (Pre-emption)

When an exception occurs, the CPU suspends the currently executing process and branches to the interrupt service routine. This is called "pre-emption".

(1) Stacking

When the CPU detects an exception, it pushes the contents of the following eight registers to the stack in the following order :

- Program Counter (PC)
- Program Status Register (xPSR)
- r0 to r3
- \cdot r12
- Link Register (LR)

The SP is decremented by eight words by the completion of the stack push.The following shows the state of the stack after the register contents have been pushed.

(2) fetching an ISR

The CPU enables instruction to fetch the interrupt processing with data store to the register.

Prepare a vector table containing the top addresses of ISRs for each exception.After reset, the vector table is located at address 0x0000_0000 in the Code area.By setting the Vector Table Offset Register, you can place the vector table at any address in the Code or SRAM space.

The vector table should also contain the initial value of the main stack.

(3) Late-arriving

If the CPU detects a higher priority exception before executing the ISR for a previous exception, the CPU handles the higher priority exception first. This is called "late-arriving".

A late-arriving exception causes the CPU to fetch a new vector address for branching to the corresponding ISR, but the CPU does not newly push the register contents to the stack.

(4) Vector table

The vector table is configured as shown below.

You must always set the first four words (stack top address, reset ISR address, NMI ISR address, and Hard Fault ISR address). Set ISR addresses for other exceptions if necessary.

6.1.2.3 Executing an ISR

An ISR performs necessary processing for the corresponding exception. ISRs must be prepared by the user.

An ISR may need to include code for clearing the interrupt request so that the same interrupt will not occur again upon return to normal program execution.

For details about interrupt handling, see "6.5 Interrupts".

If a higher priority exception occurs during ISR execution for the current exception, the CPU abandons the currently executing ISR and services the newly detected exception.

6.1.2.4 Exception exit

(1) Execution after returning from an ISR

When returning from an ISR, the CPU takes one of the following actions :

• Tail-chaining

If a pending exception exists and there are no stacked exceptions or the pending exception has higher priority than all stacked exceptions, the CPU returns to the ISR of the pending exception.

In this case, the CPU skips the pop of eight registers and push of eight registers when exiting one ISR and entering another. This is called "tail-chaining".

• Returning to the last stacked ISR

If there are no pending exceptions or if the highest priority stacked exception is of higher priority than the highest priority pending exception, the CPU returns to the last stacked ISR.

• Returning to the previous program

If there are no pending or stacked exceptions, the CPU returns to the previous program.

(2) Exception exit sequence

When returning from an ISR, the CPU performs the following operations :

• Pop eight registers

Pops the eight registers (PC, xPSR, r0 to r3, r12 and LR) from the stack and adjust the SP.

• Load current active interrupt number

Loads the current active interrupt number from the stacked xPSR. The CPU uses this to track which interrupt to return to.

• Select SP

If returning to an exception (Handler Mode), SP is SP_main. If returning to Thread Mode, SP can be SP_main or SP_process.

6.2 Reset Exceptions

Reset exceptions are generated from the following six sources.

Use the Reset Flag (CGRSTFLG) Register of the Clock Generator to identify the source of a reset.

• External reset pin

A reset exception occurs when an external reset pin changes from "Low" to "High".

• Reset exception by POR

Please refer the chapter "POR Power on Reset circuit" for detail.

• Reset exception by VLTD

Please refer the chapter "VLTD Voltage Detection Circuit" for detail.

• Reset exception by OFD

Please refer the chapter "OFD Oscillation Frequency Detector" for detail.

• Reset exception by WDT

The watchdog timer (WDT) has a reset generating feature. For details, see the chapter on the WDT.

• Reset exception by SYSRESETREQ

A reset can be generated by setting the SYSRESETREQ bit in the NVIC's Application Interrupt and Reset Control Register.

6.3 Non-Maskable Interrupts (NMI)

The watchdog timer (WDT) has a non-maskable interrupt generating feature. For details, see the chapter on the WDT.

Use the NMI Flag (CGNMIFLG) Register of the clock generator to identify the source of a non-maskable interrupt.

6.4 SysTick

SysTick provides interrupt features using the CPU's system timer.

When you set a value in the SysTick Reload Value Register and enable the SysTick features in the SysTick Control and Status Register, the counter loads with the value set in the Reload Value Register and begins counting down.When the counter reaches "0", a SysTick exception occurs.You may be pending exceptions and use a flag to know when the timer reaches "0".

The SysTick Calibration Value Register holds a reload value for counting 10 ms with the system timer. The count clock frequency varies with each product, and so the value set in the SysTick Calibration Value Register also varies with each product.

Note: In this product, the system timer counts based on a clock obtained by dividing the clock input from the X1 pin by 32.

6.5 Interrupts

This chapter describes routes, sources and required settings of interrupts.

The CPU is notified of interrupt requests by the interrupt signal from each interrupt source.

It sets priority on interrupts and handles an interrupt request with the highest priority.

Interrupt requests for clearing a standby mode are notified to the CPU via the clock generator. Therefore, appropriate settings must be made in the clock generator.

6.5.1 Interrupt Sources

6.5.1.1 Interrupt route

Figure 6-1 shows an interrupt request route.

The interrupts issued by the peripheral function that is not used to release standby are directly input to the CPU (route1).

The peripheral function interrupts used to release standby (route 2) and interrupts from the external interrupt pin (route 3) are input to the clock generator and are input to the CPU through the logic for releasing standby (route 4 and 5).

If interrupts from the external interrupt pins are not used to release standby, they are directly input to the CPU, not through the logic for standby release (route 6).

6.5.1.2 Generation

An interrupt request is generated from an external pin or peripheral function assigned as an interrupt source or by setting the NVIC's Interrupt Set-Pending Register.

• From external pin

Set the port control register so that the external pin can perform as an interrupt function pin.

• From peripheral function

Set the peripheral function to make it possible to output interrupt requests.

See the chapter of each peripheral function for details.

• By setting Interrupt Set-Pending Register (forced pending)

An interrupt request can be generated by setting the relevant bit of the Interrupt Set-Pending Register.

6.5.1.3 Transmission

An interrupt signal from an external pin or peripheral function is directly sent to the CPU unless it is used to exit a standby mode.

Interrupt requests from interrupt sources that can be used for clearing a standby mode are transmitted to the CPU via the clock generator. For these interrupt sources, appropriate settings must be made in the clock generator in advance. External interrupt sources not used for exiting a standby mode can be used without setting the clock generator.

6.5.1.4 Precautions when using external interrupt pins

If you use external interrupts, be aware the followings not to generate unexpected interrupts.

If input disabled (PxIE<PxmIE>="0"), inputs from external interrupt pins are "High". Also, if external interrupts are not used as a trigger to release standby (route 6 of Figure 6-1), input signals from the external interrupt pins are directly sent to the CPU. Since the CPU recognizes "High" input as an interrupt, interrupts occur if corresponding interrupts are enabled by the CPU as inputs are being disabled.

To use the external interrupt without setting it as a standby trigger, set the interrupt pin input as "Low" and enable it. Then, enable interrupts on the CPU.

6.5.1.5 List of Interrupt Sources

Table 6-3 shows the list of interrupt sources.

Table 6-3 List of Interrupt Sources

No.		Interrupt Source	active level (Clearing standby)	CG interrupt mode control register	
0	INT ₀	Interrupt Pin			
1	INT ₁ Interrupt Pin		High/Low		
2	INT ₂	Interrupt Pin	Edge/Level Selectable	CGIMCGA	
3	INT ₃	Interrupt Pin			
4	INT4	Interrupt Pin	High/Low		
5	INT ₅	Interrupt Pin	Edge/Level Selectable	CGIMCGB	
6	INTRX0	Serial reception (channel0)			
7	INTTX0	Serial transmit (channel0)			
8	INTRX1	Serial reception (channel1)			
9	INTTX1	Serial transmit (channel1)			
10	INTVCNA	Vector Engine interrupt A			
11	INTVCNB	Vector Engine interrupt B			
12	INTEMG0	PMD0 EMG interrupt			
13	INTEMG1	PMD1 EMG interrupt			
14	INTOVV0	PMD0 OVV interrupt			
15	INTOVV1	PMD1 OVV interrupt			
16	INTADAPDA	ADCA conversion triggered by PMD0 is finished			
17	INTADBPDA	ADCB conversion triggered by PMD0 is finished			
18	INTADAPDB	ADCA conversion triggered by PMD1 is finished			
19	INTADBPDB	ADCB conversion triggered by PMD1 is finished			
20	INTTB00	16bit TMRB0 compare match detection 0/ Over flow			
21	INTTB01	16bit TMRB0 compare match detection 1			
22	INTTB10	16bit TMRB1 compare match detection 0/ Over flow			
23	INTTB11	16bit TMRB1 compare match detection 1			
24	INTTB40	16bit TMRB4 compare match detection 0/ Over flow			
25	INTTB41	16bit TMRB4 compare match detection 1			
26	INTTB50	16bit TMRB5 compare match detection 0/ Over flow			
27	INTTB51	16bit TMRB5 compare match detection 1			
28	INTPMD0	PMD0 PWM interrupt			
29	INTPMD1	PMD1 PWM interrupt			
30	INTCAP00	16bit TMRB0 input capture 0			
31	INTCAP01	16bit TMRB0 input capture 1			
32	INTCAP10	16bit TMRB1 input capture 0			
33	INTCAP11	16bit TMRB1 input capture 1			
34	INTCAP40	16bit TMRB4 input capture 0			
35	INTCAP41	16bit TMRB4 input capture 1			
36	INTCAP50	16bit TMRB5 input capture 0			

Table 6-3 List of Interrupt Sources

6.5.1.6 Active level

The active level indicates which change in signal of an interrupt source triggers an interrupt. The CPU recognizes interrupt signals in "High" level as interrupt. Interrupt signals directly sent from peripheral functions to the CPU are configured to output "High" to indicate an interrupt request.

Active level is set to the clock generator for interrupts which can be a trigger to release standby. Interrupt requests from peripheral functions are set as rising-edge or falling-edge triggered. Interrupt requests from interrupt pins can be set as level-sensitive ("High" or "Low") or edge-triggered (rising or falling).

If an interrupt source is used for clearing a standby mode, setting the relevant clock generator register is also required. Enable the CGIMCGx<INTxEN> bit and specify the active level in the CGIM-CGx<EMCGx> bits. You must set the active level for interrupt requests from each peripheral function as shown in Table 6-3

An interrupt request detected by the clock generator is notified to the CPU with a signal in "High" level.

6.5.2 Interrupt Handling

6.5.2.1 Flowchart

The following shows how an interrupt is handled.

TOSHIBA

6.5.2.2 Preparation

When preparing for an interrupt, you need to pay attention to the order of configuration to avoid any unexpected interrupt on the way.

Initiating an interrupt or changing its configuration must be implemented in the following order basically. Disable the interrupt by the CPU. Configure from the farthest route from the CPU. Then enable the interrupt by the CPU.

To configure the clock generator, you must follow the order indicated here not to cause any unexpected interrupt. First, configure the precondition. Secondly, clear the data related to the interrupt in the clock generator and then enable the interrupt.

The following sections are listed in the order of interrupt handling and describe how to configure them.

- 1. Disabling interrupt by CPU
- 2. CPU registers setting
- 3. Preconfiguration (1) (Interrupt from external pin)
- 4. Preconfiguration (2) (Interrupt from peripheral function)
- 5. Preconfiguration (3) (Interrupt Set-Pending Register)
- 6. Configuring the clock generator
- 7. Enabling interrupt by CPU

(1) Disabling interrupt by CPU

To make the CPU for not accepting any interrupt, write "1" to the corresponding bit of the PRI-MASK Register. All interrupts and exceptions other than non-maskable interrupts and hard faults can be masked.

Use "MSR" instruction to set this register.

Note 1: PRIMASK register cannot be modified by the user access level.

Note 2: If a fault causes when "1" is set to the PRIMASK register, it is treated as a hard fault.

(2) CPU registers setting

You can assign a priority level by writing to <PRI_n> field in an Interrupt Priority Register of the NVIC register.

Each interrupt source is provided with eight bits for assigning a priority level from 0 to 255, but the number of bits actually used varies with each product.Priority level 0 is the highest priority level.If multiple sources have the same priority, the smallest-numbered interrupt source has the highest priority.

You can assign grouping priority by using the <PRIGROUP> in the Application Interrupt and Reset Control Register.

Note: "n" indicates the corresponding exceptions/interrupts. This product uses three bits for assigning a priority level.

(3) Preconfiguration (1) (Interrupt from external pin)

Set "1" to the port function register of the corresponding pin. Setting PxFRn[m] allows the pin to be used as the function pin. Setting PxIE[m] allows the pin to be used as the input port.

Note: x: port number / m: corresponding bit / n: function register number In modes other than STOP mode, setting PxIE to enable input enables the corresponding interrupt input regardless of the PxFR setting. Be careful not to enable interrupts that are not used. Also, be aware of the description of "6.5.1.4 Precautions when using external interrupt pins".

(4) Preconfiguration (2) (Interrupt from peripheral function)

The setting varies depending on the peripheral function to be used. See the chapter of each peripheral function for details.

(5) Preconfiguration (3) (Interrupt Set-Pending Register)

To generate an interrupt by using the Interrupt Set-Pending Register, set "1" to the corresponding bit of this register.

Note: m: corresponding bit

(6) Configuring the clock generator

For an interrupt source to be used for exiting a standby mode, you need to set the active level and enable interrupts in the CGIMCG register of the clock generator. The CGIMCG register is capable of configuring each source.

Before enabling an interrupt, clear the corresponding interrupt request already held. This can avoid unexpected interrupt.To clear corresponding interrupt request, write a value corresponding to the interrupt to be used to the CGICRCG register.See "6.6.3.5 CGICRCG (CG Interrupt Request Clear Register)" for each value.

Interrupt requests from external pins can be used without setting the clock generator if they are not used for exiting a standby mode. However, an "High" pulse or "High"-level signal must be input so that the CPU can detect it as an interrupt request. Also, be aware of the description of "6.5.1.4 Precautions when using external interrupt pins".

Note: n: register number / m: number assigned to interrupt source

(7) Enabling interrupt by CPU

Enable the interrupt by the CPU as shown below.

Clear the suspended interrupt in the Interrupt Clear-Pending Register. Enable the intended interrupt with the Interrupt Set-Enable Register. Each bit of the register is assigned to a single interrupt source.

Writing "1" to the corresponding bit of the Interrupt Clear-Pending Register clears the suspended interrupt. Writing "1" to the corresponding bit of the Interrupt Set-Enable Register enables the intended interrupt.

To generate interrupts in the Interrupt Set-Pending Register setting, factors to trigger interrupts are lost if pending interrupts are cleared. Thus, this operation is not necessary.

At the end, PRIMASK register is zero cleared.

Note 1: **m : corresponding bit**

Note 2: **PRIMASK register cannot be modified by the user access level.**

6.5.2.3 Detection by Clock Generator

If an interrupt source is used for exiting a standby mode, an interrupt request is detected according to the active level specified in the clock generator, and is notified to the CPU.

An edge-triggered interrupt request, once detected, is held in the clock generator. A level-sensitive interrupt request must be held at the active level until it is detected, otherwise the interrupt request will cease to exist when the signal level changes from active to inactive.

When the clock generator detects an interrupt request, it keeps sending the interrupt signal in "High" level to the CPU until the interrupt request is cleared in the CG Interrupt Request Clear (CGICRCG) Register. If a standby mode is exited without clearing the interrupt request, the same interrupt will be detected again when normal operation is resumed. Be sure to clear each interrupt request in the ISR.

6.5.2.4 Detection by CPU

The CPU detects an interrupt request with the highest priority.

6.5.2.5 CPU processing

On detecting an interrupt, the CPU pushes the contents of PC, PSR, r0-r3, r12 and LR to the stack then enter the ISR.

6.5.2.6 Interrupt Service Routine (ISR)

An ISR requires specific programming according to the application to be used. This section describes what is recommended at the service routine programming and how the source is cleared.

(1) Pushing during ISR

An ISR normally pushes register contents to the stack and handles an interrupt as required. The Cortex-M3 core automatically pushes the contents of PC, PSR, r0-r3, r12 and LR to the stack. No extra programming is required for them.

Push the contents of other registers if needed.

Interrupt requests with higher priority and exceptions such as NMI are accepted even when an ISR is being executed. We recommend you to push the contents of general-purpose registers that might be rewritten.

(2) Clearing an interrupt source

If an interrupt source is used for clearing a standby mode, each interrupt request must be cleared with the CG Interrupt Request Clear (CGICRCG) Register.

If an interrupt source is set as level-sensitive, an interrupt request continues to exist until it is cleared at its source. Therefore, the interrupt source must be cleared. Clearing the interrupt source automatically clears the interrupt request signal from the clock generator.

If an interrupt is set as edge-sensitive, clear an interrupt request by setting the corresponding value in the CGICRCG register. When an active edge occurs again, a new interrupt request will be detected.

6.6 Exception / Interrupt-Related Registers

The CPU's NVIC registers and clock generator registers described in this chapter are shown below with their respective addresses.

6.6.1 Register List

Clock generator register extendion to the control of the Base Address = 0x4004_0200

Note:Access to the "Reserved" areas is prohibited.

6.6.2 NVIC Registers

6.6.2.1 SysTick Control and Status Register

Note: In this product, the system timer counts based on a clock obtained by dividing the clock input from the X1 pin by 32.

6.6.2.2 SysTick Reload Value Register

6.6.2.3 SysTick Correct Value Register

6.6.2.4 SysTick Calibration Value Register

Note: In the case of a multishot, please use <TENMS>-1.

6.6.2.5 Interrupt Set-Enable Register 1

6.6.2.6 Interrupt Set-Enable Register 2

6.6.2.7 Interrupt Set-Enable Register 3

6.6.2.8 Interrupt Clear-Enable Register 1

6.6.2.9 Interrupt Clear-Enable Register 2

6.6.2.10 Interrupt Clear-Enable Register 3

Note: For descriptions of interrupts and interrupt numbers, see Section "6.5.1.5 List of Interrupt Sources".

6.6.2.11 Interrupt Set-Pending Register 1

TOSHIBA

6.6.2.12 Interrupt Set-Pending Register 2

6.6.2.13 Interrupt Set-Pending Register 3

6.6.2.14 Interrupt Clear-Pending Register 1

6.6.2.15 Interrupt Clear-Pending Register 2

Note: For descriptions of interrupts and interrupt numbers, see Section "6.5.1.5 List of Interrupt Sources".

6.6.2.16 Interrupt Clear-Pending Register 3

6.6.2.17 Interrupt Priority Register

Each interrupt is provided with eight bits of an Interrupt Priority Register.

The following shows the addresses of the Interrupt Priority Registers corresponding to interrupt numbers.

The number of bits to be used for assigning a priority varies with each product. This product uses three bits for assigning a priority.

The following shows the fields of the Interrupt Priority Registers for interrupt numbers 0 to 3. The Interrupt Priority Registers for all other interrupt numbers have the identical fields. Unused bits return "0" when read, and writing to unused bits has no effect.

6.6.2.18 Vector Table Offset Register

6.6.2.19 Application Interrupt and Reset Control Register

Note 1: **Little-endian is the default memory format for this product.**

Note 2: **When SYSRESETREQ is output, warm reset is performed on this product. <SYSRESETREQ> is cleared by warm reset.**

6.6.2.20 System Handler Priority Register

Each exception is provided with eight bits of a System Handler Priority Register.

The following shows the addresses of the System Handler Priority Registers corresponding to each exception.

The number of bits to be used for assigning a priority varies with each product. This product uses three bits for assigning a priority.

The following shows the fields of the System Handler Priority Registers for Memory Management, Bus Fault and Usage Fault. Unused bits return "0" when read, and writing to unused bits has no effect.

6.6.2.21 System Handler Control and State Register

Note: You must clear or set the active bits with extreme caution because clearing and setting these bits does not repair stack contents.

6.6.3 Clock generator registers

6.6.3.1 CGIMCGA (CG Interrupt Mode Control Register A)

TOSHIBA

- Note 1: <EMSTx> is effective only when <EMCGx[2:0]> is set to "100" for both rising and falling edge. The active level used for the reset of standby can be checked by referring <EMSTx>. If interrupts are cleared with the CGICRCG register, <EMSTx> is also cleared.
- Note 2: Please specify the bit for the edge first and then specify the bit for the <INTxEN>. Setting them simultaneously is prohibited.

6.6.3.2 CGIMCGB (CG Interrupt Mode Control Register B)

TOSHIBA

- Note 1: <EMSTx> is effective only when <EMCGx[2:0]> is set to "100" for both rising and falling edge. The active level used for the reset of standby can be checked by referring <EMSTx>. If interrupts are cleared with the CGICRCG register, <EMSTx> is also cleared.
- Note 2: Please specify the bit for the edge first and then specify the bit for the <INTxEN>. Setting them simultaneously is prohibited.

6.6.3.3 CGIMCGC (CG Interrupt Mode Control Register C)

TOSHIBA

- Note 1: <EMSTx> is effective only when <EMCGx[2:0]> is set to "100" for both rising and falling edge. The active level used for the reset of standby can be checked by referring <EMSTx>. If interrupts are cleared with the CGICRCG register, <EMSTx> is also cleared.
- Note 2: Please specify the bit for the edge first and then specify the bit for the <INTxEN>. Setting them simultaneously is prohibited.

6.6.3.4 CGIMCGD (CG Interrupt Mode Control Register D)

TOSHIBA

- Note 1: <EMSTx> is effective only when <EMCGx[2:0]> is set to "100" for both rising and falling edge. The active level used for the reset of standby can be checked by referring <EMSTx>. If interrupts are cleared with the CGICRCG register, <EMSTx> is also cleared.
- Note 2: Please specify the bit for the edge first and then specify the bit for the <INTxEN>. Setting them simultaneously is prohibited.

6.6.3.5 CGICRCG (CG Interrupt Request Clear Register)

6.6.3.6 CGNMIFLG (NMI Flag Register)

Note: <NMIFLG> are cleared to "0" when they are read.

6.6.3.7 CGRSTFLG (Reset Flag Register)

Note 1: This flag indicates a reset generated by the SYSRESETREQ bit of the Application Interrupt and Reset Control Register of the CPU's NVIC.

Note 2: This product has power-on reset circuit and this register is initialized only by power-on reset. Therefore, "1" is set to the <PONRSTF> bit in initial reset state right after power-on. Note that this bit is not set by the second and subsequent resets and this register is not cleared automatically. Write "0" to clear the register.

7. Input / Output Ports

7.1 Port Functions

7.1.1 Function list

TMPM370FYDFG/FYFG has 76 ports.Besides the ports function, these ports can be used as I/O pins for peripheral functions.

Table 7-1 shows the port function table.

Table 7-1 Port Function List

ο : Exist

- : Not Exist

Table 7-1 Port Function List

ο : Exist

-: Not Exist

Port	Pln	Input /Out- put	Pull-up Pull-down	Schmitt Input	Noise Fil- ter	Program- mable Open- drain	Function pin		
PORTI									
	PI ₀	1/O	Pull-up / Pull-down	\circ	ω	\circ	AINA8		
	PI1	$\mathsf{U}\mathsf{O}$	Pull-up / Pull-down	\mathbf{o}	ω	\circ	AINA9 / AINB0		
	PI ₂	I/O	Pull-up / Pull-down	\rm{O}	ω	\mathbf{o}	AINA10 / AINB1		
	P ₁₃	I/O	Pull-up / Pull-down	\rm{O}	\blacksquare	\circ	AINA11 / AINB2		
PORTJ									
	PJ ₀	I/O	Pull-up / Pull-down	\circ	\mathbf{r}	\mathbf{o}	AINB3		
	PJ ₁	1/O	Pull-up / Pull-down	\mathbf{o}	ω	\mathbf{o}	AINB4		
	PJ ₂	I/O	Pull-up / Pull-down	\rm{o}	ω	\mathbf{o}	AINB5		
	PJ3	1/O	Pull-up / Pull-down	\mathbf{o}	\blacksquare	\circ	AINB6		
	PJ4	$\mathsf{U}\mathsf{O}$	Pull-up / Pull-down	\circ	\blacksquare	\mathbf{o}	AINB7		
	PJ ₅	I/O	Pull-up / Pull-down	\rm{O}	÷.	\mathbf{o}	AINB8		
	PJ ₆	1/O	Pull-up / Pull-down	\circ	\circ	\circ	INTC, AINB9		
	PJ7	I/O	Pull-up / Pull-down	\rm{o}	\mathbf{o}	\circ	INTD, AINB10		
PORTK									
	PK ₀	$\mathsf{U}\mathsf{O}$	Pull-up / Pull-down	\circ	\circ	\mathbf{o}	INTE, AINB11		
	PK1	I/O	Pull-up / Pull-down	\rm{O}	\rm{O}	\rm{O}	INTF, AINB12		
PORTL									
	PL ₀	Input	\blacksquare	\rm{o}	\circ	\blacksquare	INTB		
	PL ₁	Input	\blacksquare	\circ	\circ	\blacksquare	INTA		

Table 7-1 Port Function List

ο : Exist - : Not Exist

Note:The noise elimination width of the noise filter is approximately 30 ns under typical conditions.

7.1.2 Port Registers Outline

The following registers need to be configured to use ports.

• PxDATA: Port x data register

To read / write port data.

• PxCR: Port x output control register

To control output. PxIE needs to be configured to control input.

• PxFRn: Port x function register n

To set function. An assigned function can be activated by setting "1".

• PxOD: Port x open drain control register

To control the programmable open drain.

Programmable open drain is function to be materialized pseudo-open-drain by setting the PxOD. When PxOD is set "1",output buffer is disabled and pseudo-open-drain is materialized.

• PxPUP: Port x pull-up control register

To control programmable pull ups.

- PxPDN: Port x pull-down control register To control programmable pull downs.
- PxIE:Port x input control register

To control inputs.

For avoided through current, default setting prohibits inputs.

7.1.3 Port States in STOP Mode

Input and output in STOP mode are enabled / disabled by the CGSTBYCR<DRVE> bit.

If PxIE or PxCR is enabled with $\langle DRVE>=1$, input or output is enabled respectively in STOP mode. If<DRVE>=0, both input and output are disabled in STOP mode except for some ports even if PxIE or PxCR are enabled.

Table 7-2 shows the pin conditions in STOP mode.

	Pin name	I/O	$<$ DRVE $>$ = 0	$<$ DRVE $>$ = 1	
Not port	RESET, MODE	Input only	\mathbf{o}		
Port	X1	Input only	\times		
	X2	Output only	"High" level output		
	TMS TCK TDI TRST	Input	\circ		
	TDO	Output	Enabled when data is valid. Disabled when data is invalid.		
	SWCLK	Input	\circ		
		Input	\circ		
	SWDIO	Output	Enabled when data is valid. Disabled when data is invalid.		
	TRACECLK TRACEDATA0 TRACEDATA1 SWV	Output	\circ		
	UO0,1 VO0,1 WO0,1 XO0,1 YO0,1 ZO0,1	Output	Enabled when data is valid. Disabled when data is invalid.		
	INTO, INT1, INT2 INT3, INT4, INT5 INT6, INT7, INT8 INTB INTC, INTD, INTE INTF	Input	\circ		
	Other function pins other	Input	\times \circ		
	than the above or the ports that are used as general purpose ports.	Output	\times	\rm{O}	

Table 7-2 Port conditions in STOP mode

ο : Input or output enabled.

× : Input or output disabled.

7.2 Port functions

This chapter describes the port registers detail.

This chapter describes only "circuit type" reading circuit configuration. For detailed circuit diagram, refer to"7.3 Block Diagrams of Ports".

7.2.1 Port A (PA0 to PA7)

The port A is a general-purpose, 8-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port A performs the serial interface function (SIO / UART), the external signal interrupt input, the 16-bit timer input/output function.

Reset initializes all bits of the port A as general-purpose ports with input, output, pull-up and pull-down disabled.

The Port A has two types of function register. If you use the port A as a general-purpose port, set "0" to the corresponding bit of the two registers.If you use the port A as other than a general-purpose port, set "1" to the corresponding bit of the function register.Do not set "1" to the some function registers at the same time.

To use the external interrupt input for releasing STOP mode, select this function in the PAFR and enable input in the PAIE register. These settings enable the interrupt input even if the CGSTBYCR<DRVE> bit in the clock / mode control block is set to stop driving of pins during STOP mode.

Note:In modes other than STOP mode, interrupt input is enabled regardless of the PxFR register setting if input is enabled in PxIE. Make sure to disable unused interrupts when programming the device.

7.2.1.1 Port A Circuit Type

7.2.1.2 PortA register

7.2.1.3 PADATA (Port A data register)

7.2.1.4 PACR (Port A output control register)

7.2.1.5 PAFR1 (Port A function register 1)

7.2.1.6 PAFR2 (Port A function register 2)

7.2.1.7 PAOD (Port A open drain control register)

7.2.1.8 PAPUP (Port A pull-up control register)

7.2.1.9 PAPDN (Port A pull-down control register)

7.2.1.10 PAIE (Port A input control register)

7.2.2 Port B (PB0 to PB7)

The port B is a general-purpose, 8-bit input / output port.For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port B performs the debug interface function and the debug trace output function.

Reset initializes PB3, PB4, PB5, PB6 and PB7 to perform debug interface function.

When PB3 functions as the TMS or SWDIO, input, output and pull-up are enabled. When PB4 functions as the TCK or SWCLK, input, pull-down are enabled.

When PB5 functions as the TDO or SWV, output is enabled. When PB6 functions TDI, input, pull-up are enabled. When PB7 functions as TRST input, pull-up is enabled.

PB0, PB1, PB2 perform as the general-purpose ports with input, output, pull-up, pull-down disabled.

Note:If PB3 is configured as the TMS/SWDIO pin, output is enabled even in STOP mode regardless of the CGST-BYCR<DRVE> bit setting.

7.2.2.1 Port B Circuit Type

7.2.2.2 Port B register

7.2.2.3 PBDATA (Port B data register)

7.2.2.4 PBCR (Port B output control register)

7.2.2.5 PBFR1 (Port B function register 1)

7.2.2.6 PBOD (Port B open drain control register)

7.2.2.7 PBPUP (Port B pull-up control register)

7.2.2.8 PBPDN (Port B pull-down control register)

7.2.2.9 PBIE (Port B input control register)

7.2.3 Port C (PC0 to PC7)

The port C is a general-purpose, 8-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port C performs the input/output port for three-phase motor control (PMD).

Reset initializes all bits of the port C as general-purpose ports with input, output, pull-up and pull-down disabled.

7.2.3.1 Port C Circuit Type

7.2.3.2 Port C register

7.2.3.3 PCDATA (Port C data register)

7.2.3.4 PCCR (Port C output control register)

7.2.3.5 PCFR1 (Port C function register 1)

7.2.3.6 PCOD (Port C open drain control register)

7.2.3.7 PCPUP (Port C pull-up control register)

7.2.3.8 PCPDN (Port C pull-down control register)

7.2.3.9 PCIE (Port C input control register)

7.2.4 Port D (PD0 to PD6)

The port D is a general-purpose, 7-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port D performs the serial interface function (SIO / UART), the external signal interrupt input, the 16-bit timer input/output function and the Encoder input function.

Reset initializes all bits of the port D as general-purpose ports with input, output, pull-up and pull-down disabled.

The Port D has two types of function register. If you use the port D as a general-purpose port, set "0" to the corresponding bit of the two registers.If you use the port D as other than a general-purpose port, set "1" to the corresponding bit of the function register.Do not set "1" to the some function registers at the same time.

To use the external interrupt input for releasing STOP mode, select this function in the PDFR1 and enable input in the PDIE register. These settings enable the interrupt input even if the CGSTBYCR<DRVE> bit in the clock / mode control block is set to stop driving of pins during STOP mode.

Note:In modes other than STOP mode, interrupt input is enabled regardless of the PxFR register setting if input is enabled in PxIE. Make sure to disable unused interrupts when programming the device.

7.2.4.1 Port D Circuit Type

7.2.4.2 Port D register

7.2.4.3 PDDATA (Port D data register)

7.2.4.4 PDCR (Port D output control register)

7.2.4.5 PDFR1 (Port D function register 1)

7.2.4.6 PDFR2 (Port D function register 2)

7.2.4.7 PDOD (Port D open drain control register)

7.2.4.8 PDPUP (Port D pull-up control register)

7.2.4.9 PDPDN (Port D pull-down control register)

7.2.4.10 PDIE (Port D input control register)

7.2.5 Port E (PE0 to PE7)

The port E is a general-purpose, 8-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port E performs the serial interface function (SIO / UART), the external signal interrupt input and the 16-bit timer input/output function.

Reset initializes all bits of the port E as general-purpose ports with input, output, pull-up and pull-down disabled.

The Port E has two types of function register. If you use the port E as a general-purpose port, set "0" to the corresponding bit of the two registers.If you use the port E as other than a general-purpose port, set "1" to the corresponding bit of the function register.Do not set "1" to the some function registers at the same time.

To use the external interrupt input for releasing STOP mode, select this function in the PEFR2 and enable input in the PEIE register. These settings enable the interrupt input even if the CGSTBYCR<DRVE> bit in the clock / mode control block is set to stop driving of pins during STOP mode.

Note:In modes other than STOP mode, interrupt input is enabled regardless of the PxFR register setting if input is enabled in PxIE. Make sure to disable unused interrupts when programming the device.

7.2.5.1 Port E Circuit Type

7.2.5.2 Port E register

Base Address = 0x4000_0100

7.2.5.3 PEDATA (Port E data register)

7.2.5.4 PECR (Port E output control register)

7.2.5.5 PEFR1 (Port E function register 1)

7.2.5.6 PEFR2 (Port E function register 2)

7.2.5.7 PEOD (Port E open drain control register)

7.2.5.8 PEPUP (Port E pull-up control register)

7.2.5.9 PEPDN (Port E pull-down control register)

7.2.5.10 PEIE (Port E input control register)

7.2.6 Port F (PF0 to PF4)

The port F is a general-purpose, 5-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port F performs the serial interface function (SIO / UART), the 16-bit timer input/output function, the Encoder input function and the operation mode setting.

While a reset signal is in "0"state, the PF0 input and pull-up are enabled. At the rising edge of the reset signal, if PF0 is "1", the device enters single mode and boots from the on-chip flash memory. If PF0 is "0", the device enters single boot mode and boots from the internal boot program. For details of single boot mode, refer to Chapter "Flash Memory Operation".

Reset initializes all bits of the port F as general-purpose ports with input, output, pull-up and pull-down disabled.

7.2.6.1 Port F Circuit Type

7.2.6.2 Port F register

Register name		Address(Base+)
Port F data register	PFDATA	0x0000
Port F output control register	PFCR	0x0004
Port F function register 1	PFFR1	0x0008
Port F function register 2	PFFR ₂	0x000C
Port F function register 3	PFFR ₃	0x0010
Port F open drain control register	PFOD	0x0028
Port F pull-up control register	PFPUP	0x002C
Port F pull-down control register	PFPDN	0x0030
Port F input control register	PFIE	0x0038

Base Address = 0x4000_0140

7.2.6.3 PFDATA (Port F data register)

7.2.6.4 PFCR (Port F output control register)

7.2.6.5 PFFR1 (Port F function register 1)

7.2.6.6 PFFR2 (Port F function register 2)

7.2.6.7 PFFR3 (Port F function register 3)

7.2.6.8 PFOD (Port F open drain control register)

7.2.6.9 PFPUP (Port F pull-up control register)

7.2.6.10 PFPDN (Port F pull-down control register)

7.2.6.11 PFIE (Port F input control register)

7.2.7 Port G (PG0 to PG7)

The port G is a general-purpose, 8-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port G performs the input/output port for three-phase motor control (PMD) function.

Reset initializes all bits of the port G as general-purpose ports with input, output, pull-up and pull-down disabled.

7.2.7.1 Port G Circuit Type

7.2.7.2 Port G register

Base Address = $0x4000$ 0180

7.2.7.3 PGDATA (Port G data register)

7.2.7.4 PGCR (Port G output control register)

7.2.7.5 PGFR1 (Port G function register 1)

7.2.7.6 PGOD (Port G open drain control register)

7.2.7.7 PGPUP (Port G pull-up control register)

7.2.7.8 PGPDN (Port G pull-down control register)

7.2.7.9 PGIE (Port G input control register)

7.2.8 Port H (PH0 to PH7)

The port H is a general-purpose, 8-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port H performs the analog input of the AD converter and the external signal interrupt input.

Reset initializes all bits of the port H as general-purpose ports with input, output, pull-up and pull-down disabled.

To use the external interrupt input for releasing STOP mode, select this function in the PHFR1 and enable input in the PHIE register. These settings enable the interrupt input even if the CGSTBYCR<DRVE> bit in the clock / mode control block is set to stop driving of pins during STOP mode.

Note 1: Unless you use all the bits of port H as analog input pins, conversion accuracy may be reduced.Be sure to verify that this causes no problem on your system.

Note 2: In modes other than STOP mode, interrupt input is enabled regardless of the PxFR register setting if input is enabled in PxIE. Make sure to disable unused interrupts when programming the device.

7.2.8.1 Port H Circuit Type

7.2.8.2 Port H register

7.2.8.3 PHDATA (Port H data register)

7.2.8.4 PHCR (Port H output control register)

7.2.8.5 PHFR1 (Port H function register 1)

7.2.8.6 PHOD (Port H open drain control register)

7.2.8.7 PHPUP (Port H pull-up control register)

7.2.8.8 PHPDN (Port H pull-down control register)

7.2.8.9 PHIE (Port H input control register)

7.2.9 Port I (PI0 to PI3)

The port I is a general-purpose, 4-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port I performs the analog input of the AD converter.

Reset initializes all bits of the port I as general-purpose ports with input, output, pull-up and pull-down disabled.

Note:Unless you use all the bits of port I as analog input pins, conversion accuracy may be reduced.Be sure to verify that this causes no problem on your system.

7.2.9.1 Port I Circuit Type

7.2.9.2 Port I register

Base Address = $0x400000200$

7.2.9.3 PIDATA (Port I data register)

7.2.9.4 PICR (Port I output control register)

7.2.9.5 PIOD (Port I open drain control register)

7.2.9.6 PIPUP (Port I pull-up control register)

7.2.9.7 PIPDN (Port I pull-down control register)

7.2.9.8 PIIE (Port I input control register)

7.2.10 Port J (PJ0 to PJ7)

The port J is a general-purpose, 8-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port J performs the analog input of the AD converterand the external signal interrupt input.

Reset initializes all bits of the port J as general-purpose ports with input, output, pull-up and pull-down disabled.

To use the external interrupt input for releasing STOP mode, select this function in the PJFR1 and enable input in the PJIE register. These settings enable the interrupt input even if the CGSTBYCR<DRVE> bit in the clock / mode control block is set to stop driving of pins during STOP mode.

- Note 1: Unless you use all the bits of port J as analog input pins, conversion accuracy may be reduced.Be sure to verify that this causes no problem on your system.
- Note 2: In modes other than STOP mode, interrupt input is enabled regardless of the PxFR register setting if input is enabled in PxIE. Make sure to disable unused interrupts when programming the device.

7.2.10.1 Port J Circuit Type

7.2.10.2 Port J register

Base Address = $0x4000$ 0240

7.2.10.3 PJDATA (Port J data register)

7.2.10.4 PJCR (Port J output control register)

7.2.10.5 PJFR1 (Port J function register 1)

7.2.10.6 PJOD (Port J open drain control register)

7.2.10.7 PJPUP (Port J pull-up control register)

7.2.10.8 PJPDN (Port J pull-down control register)

7.2.10.9 PJIE (Port J input control register)

7.2.11 Port K (PK0 to PK1)

The port K is a general-purpose, 2-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port K performs the analog input of the AD converter and the external signal interrupt input.

Reset initializes all bits of the port K as general-purpose ports with input, output, pull-up and pull-down disabled.

To use the external interrupt input for releasing STOP mode, select this function in the PKFR1 and enable input in the PKIE register. These settings enable the interrupt input even if the CGSTBYCR<DRVE> bit in the clock / mode control block is set to stop driving of pins during STOP mode.

Note 1: Unless you use all the bits of port K as analog input pins, conversion accuracy may be reduced.Be sure to verify that this causes no problem on your system.

Note 2: In modes other than STOP mode, interrupt input is enabled regardless of the PxFR register setting if input is enabled in PxIE. Make sure to disable unused interrupts when programming the device.

7.2.11.1 Port K Circuit Type

7.2.11.2 Port K register

Base Address = 0x4000_0280

7.2.11.3 PKDATA (Port K data register)

7.2.11.4 PKCR (Port K output control register)

7.2.11.5 PKFR1 (Port K function register 1)

7.2.11.6 PKOD (Port K open drain control register)

7.2.11.7 PKPUP (Port K pull-up control register)

7.2.11.8 PKPDN (Port K pull-down control register)

7.2.11.9 PKIE (Port K input control register)

7.2.12 Port L (PL0 to PL1)

The port L is a general-purpose, 2-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port L performs the external signal interrupt input.

Reset initializes all bits of the port L as general-purpose ports with input disabled.

To use the external interrupt input for releasing STOP mode, select this function in the PLFR1 and enable input in the PLIE register. These settings enable the interrupt input even if the CGSTBYCR<DRVE> bit in the clock / mode control block is set to stop driving of pins during STOP mode.

Note 1: In modes other than STOP mode, interrupt input is enabled regardless of the PxFR register setting if input is enabled in PxIE. Make sure to disable unused interrupts when programming the device.

Note 2: When the power supply switch on, please keep 'Low' level to port L, constant time.(include in reset time) The details please watch 'Notice for the power supply' of 'Electrical Characteristics'.

7.2.12.1 Port L Circuit Type

7.2.12.2 Port L register

Base Address = $0x4000_02C0$

7.2.12.3 PLDATA (Port L data register)

7.2.12.4 PLFR1 (Port L function register 1)

7.2.12.5 PLIE (Port L input control register)

7.3 Block Diagrams of Ports

7.3.1 Port Types

The ports are classified as shown below. Please refer to the following pages for the block diagrams of each port type.

Dot lines in the figure indicate the part of the equivalent circuit described in the "Block diagrams of ports".

int : Interrupt input

R: Forced disable during reset NoR: Unaffected by reset

- : Not exist o : Exist
7.3.2 Type T1

Figure 7-1 Port Type T1

7.3.3 Type T2

Figure 7-2 PORT Type T2

7.3.4 Type T3

Figure 7-3 PORT Type T3

7.3.5 Type T4

Figure 7-4 PORT Type T4

7.3.6 Type T5

7.3.7 Type T6

Figure 7-6 PORT Type T6

7.3.8 Type T7

Figure 7-7 PORT Type T7

7.3.9 Type T8

Figure 7-8 PORT Type T8

7.3.10 Type T9

7.3.11 Type T10

Figure 7-10 PORT Type T10

7.3.12 Type T11

Figure 7-11 PORT Type T11

7.3.13 Type T12

7.3.14 Type T13

Figure 7-13 PORT Type T13

7.3.15 Type T14

Figure 7-14 PORT Type T14

7.3.16 Type T15

Figure 7-15 PORT Type T15

7.3.17 Type T16

Figure 7-16 PORT Type T16

7.3.18 Type T17

7.3.19 Type T18

Figure 7-18 PORT Type T18

7.3.20 Type T19

Figure 7-19 PORT Type T19

7.3.21 Type T20

7.3.22 Type T21

7.4 Appendix Port Setting List

The following table shows the register setting for each function.

Initialization of the ports where the [•]does not exist in the "After reset" field is set to "0" for all register settings. Setting for the bit "x" can be arbitrarily-specified.

7.4.1 Port A Setting

Pin	Port Type	Function	After reset	PACR	PAFR1	PAFR ₂	PAOD	PAPUP	PAPDN	PAIE
PA ₀		Input Port		0	0	$\mathbf 0$	x	x	X	$\mathbf{1}$
	T ₁₂	Output Port		$\mathbf{1}$	0	$\pmb{0}$	x	x	x	0
		TB0IN (input)		0	1	$\mathbf 0$	x	x	x	$\mathbf{1}$
		INT7 (Input)		0	0	$\mathbf{1}$	x	x	X	$\mathbf{1}$
		Input Port		0	0	\blacksquare	x	x	x	1
PA ₁	T ₂	Output Port		$\mathbf{1}$	$\pmb{0}$	\blacksquare	x	x	x	0
		TB0OUT(Output)		$\mathbf{1}$	1	÷.	x	x	X	0
		Input Port		0	0	0	x	x	x	1
PA ₂	T ₁₂	Output Port		1	$\pmb{0}$	0	x	x	x	0
		TB1IN (Input)		0	1	0	x	x	X	$\mathbf{1}$
		INT4 (Input)		0	0	$\mathbf{1}$	x	x	x	1
PA3		Input Port		0	0	\blacksquare	x	x	x	$\mathbf{1}$
	T ₂	Output Port		$\mathbf{1}$	0	÷.	x	x	X	0
		TB1OUT(output)		1	1	\blacksquare	x	x	x	0
	T ₉	Input Port		0	0	0	x	x	x	$\mathbf{1}$
PA4		Output Port		$\mathbf{1}$	0	0	x	x	X	0
		SCLK1 (I/O)		$\mathbf{1}$	1	$\pmb{0}$	x	x	x	1
		CTS1 (Input)		0	0	$\mathbf{1}$	x	x	x	$\mathbf{1}$
	T ₁₃	Input Port		0	0	0	x	x	X	$\mathbf{1}$
PA ₅		Output Port		1	0	$\pmb{0}$	x	x	x	0
		TXD1 (Output)		1	$\mathbf{1}$	$\mathbf 0$	x	x	x	0
		TB6OUT(Output)		$\mathbf{1}$	0	$\mathbf{1}$	x	x	X	0
		Input Port		0	0	$\pmb{0}$	x	x	x	1
PA ₆	T ₁₁	Output Port		1	0	$\mathbf 0$	x	x	x	0
		RXD1 (Input)		0	1	0	x	x	X	$\mathbf{1}$
		TB6IN (Input)		0	0	$\mathbf{1}$	x	x	x	$\mathbf{1}$
		Input Port		0	0	$\pmb{0}$	x	x	x	$\mathbf{1}$
PA7	T ₁₂	Output Port		1	0	$\pmb{0}$	x	x	X	0
		TB4IN (Input)		0	$\mathbf{1}$	$\pmb{0}$	x	x	x	$\mathbf{1}$
		INT8 (Input)		0	0	$\mathbf{1}$	x	x	x	1

Table 7-4 Port Setting List(Port A)

TOSHIBA

7.4.2 Port B Setting

Table 7-5 Port Setting List(Port B)

7.4.3 Port C Setting

Pin	Port Type	Function	After reset	PCCR	PCFR1	PCOD	PCPUP	PCPDN	PCIE
PC ₀		Input Port		$\mathbf 0$	0	x	X	X	$\mathbf{1}$
	T1	Output Port		$\mathbf{1}$	0	x	$\mathsf X$	X	0
		UO0 (Output)		$\mathbf{1}$	$\mathbf{1}$	X	X	X	$\mathbf 0$
		Input Port		$\mathbf 0$	$\mathbf 0$	x	X	X	$\mathbf{1}$
PC ₁	T1	Output Port		$\mathbf{1}$	$\mathbf 0$	x	$\pmb{\mathsf{x}}$	x	$\mathbf 0$
		XO0 (Output)		$\mathbf{1}$	$\mathbf{1}$	x	x	x	O
		Input Port		$\mathbf 0$	$\mathbf 0$	X	X	X	$\mathbf{1}$
PC ₂	T ₁	Output Port		$\mathbf{1}$	$\mathbf 0$	x	x	X	$\mathbf 0$
		VO0 (Output)		$\mathbf{1}$	$\mathbf{1}$	x	X	X	$\mathbf 0$
		Input Port		$\mathbf 0$	$\mathbf{0}$	x	X	X	$\mathbf{1}$
PC ₃	T1	Output Port		$\mathbf{1}$	O	x	$\pmb{\mathsf{x}}$	$\pmb{\mathsf{x}}$	$\mathbf 0$
		YO0 (Output)		$\mathbf{1}$	$\mathbf{1}$	$\mathsf X$	$\mathsf X$	$\pmb{\mathsf{x}}$	$\mathbf 0$
	T ₁	Input Port		$\mathbf 0$	$\mathbf 0$	x	$\mathsf X$	X	$\mathbf{1}$
PC4		Output Port		$\mathbf{1}$	$\mathbf 0$	x	x	X	$\mathbf 0$
		WO0 (Output)		$\mathbf{1}$	$\mathbf{1}$	X	$\pmb{\mathsf{x}}$	X	$\mathbf 0$
	T1	Input Port		0	0	x	$\pmb{\mathsf{x}}$	x	$\mathbf{1}$
PC ₅		Output Port		$\mathbf{1}$	0	X	x	X	0
		ZO0 (Output)		$\mathbf{1}$	$\mathbf{1}$	X	X	X	O
		Input Port		$\mathsf 0$	$\mathbf 0$	x	x	X	$\mathbf{1}$
PC ₆	T ₃	Output Port		$\mathbf{1}$	$\mathbf{0}$	x	X	X	$\mathbf 0$
		EMG0 (Input)		$\mathbf 0$	$\mathbf{1}$	$\mathsf X$	X	x	$\mathbf{1}$
		Input Port		0	$\mathbf 0$	$\mathsf X$	X	X	$\mathbf{1}$
PC7	T ₃	Output Port		$\mathbf{1}$	$\mathbf 0$	$\mathsf X$	$\mathsf X$	X	$\mathbf 0$
		OVV ₀ (Input)		$\mathsf 0$	$\mathbf{1}$	x	x	x	$\mathbf{1}$

Table 7-6 Port Setting List(Port C)

TOSHIBA

7.4.4 Port D Setting

Table 7-7 Port Setting List(Port D)

7.4.5 Port E Setting

Pin	Port Type	Function	After reset	PECR	PEFR1	PEFR2	PEOD	PEPUP	PEPDN	PEIE
PE ₀		Input Port		$\mathbf 0$	$\mathsf 0$	÷.	x	x	X	$\mathbf{1}$
	T ₂	Output Port		$\mathbf{1}$	0	\blacksquare	x	x	x	0
		TXD0 (Output)		$\mathbf{1}$	$\mathbf{1}$	÷.	x	X	X	$\mathbf 0$
		Input Port		$\mathbf 0$	$\mathbf 0$	\overline{a}	x	x	X	$\mathbf{1}$
PE ₁	T ₃	Output Port		$\mathbf{1}$	$\mathbf 0$	\mathbf{r}	x	x	X	$\mathbf 0$
		RXD0 (Input)		$\mathbf 0$	$\mathbf{1}$	ω	x	x	x	$\mathbf{1}$
		Input Port		$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	x	x	x	$\mathbf{1}$
PE ₂	T ₉	Output Port		$\mathbf{1}$	$\pmb{0}$	0	x	x	X	0
		SCLK0 (I / O)		$\mathbf{1}$	$\mathbf{1}$	0	x	x	x	$\mathbf{1}$
		CTS0 (Input)		$\mathbf 0$	0	$\mathbf{1}$	x	x	X	$\mathbf{1}$
		Input Port		$\mathbf 0$	$\mathbf 0$	\blacksquare	x	x	x	$\mathbf{1}$
PE3	T2	Output Port		$\mathbf{1}$	$\mathsf 0$	Δ	x	x	x	0
		TB4OUT (Output)		$\mathbf{1}$	$\mathbf{1}$	ä,	x	X	X	$\mathbf 0$
	T ₁₂	Input Port		$\mathbf 0$	$\mathsf 0$	$\mathsf 0$	x	X	X	$\mathbf{1}$
		Output Port		$\mathbf{1}$	$\mathsf 0$	0	x	x	X	0
PE4		TB2IN (Input)		$\mathbf 0$	$\mathbf{1}$	$\mathsf 0$	x	x	x	$\mathbf{1}$
		INT5 (Input)		$\mathbf 0$	$\pmb{0}$	$\mathbf{1}$	x	X	x	$\mathbf{1}$
	T ₂	Input Port		$\mathbf 0$	$\mathbf 0$	÷.	x	X	X	$\mathbf{1}$
PE ₅		Output Port		$\mathbf{1}$	$\mathbf 0$	ω	X	X	X	$\mathbf 0$
		TB2OUT (Output)		$\mathbf{1}$	$\mathbf{1}$	\mathbf{r}	x	x	X	$\mathbf 0$
		Input Port		$\boldsymbol{0}$	0	0	x	x	X	$\mathbf{1}$
	T ₁₂	Output Port		$\mathbf{1}$	$\mathbf 0$	0	x	x	X	$\mathsf 0$
PE ₆		TB3IN (Input)		0	$\mathbf{1}$	0	x	x	X	$\mathbf{1}$
		INT6 (Input)		0	$\pmb{0}$	$\mathbf{1}$	x	x	x	$\mathbf{1}$
		Input Port		$\mathbf 0$	$\pmb{0}$	0	X	x	X	$\mathbf{1}$
		Output Port		$\mathbf{1}$	0	0	x	$\pmb{\times}$	x	$\mathbf 0$
PE7	T ₁₄	TB3OUT (Output)		$\mathbf{1}$	$\mathbf{1}$	0	x	x	X	$\mathbf 0$
		INT7 (Input)		$\mathbf 0$	$\mathbf 0$	$\mathbf{1}$	x	x	x	$\mathbf{1}$

Table 7-8 Port Setting List(Port E)

7.4.6 Port F Setting

Table 7-9 Port Setting List(Port F)

Note: The PF0 input and pull-up are enabled and act as BOOT input pin while a RESET is in "Low" state

7.4.7 Port G Setting

Table 7-10 Port Setting List(Port G)

TOSHIBA

7.4.8 Port H Setting

Table 7-11 Port Setting List(Port H)

7.4.9 Port I Setting

Table 7-12 Port Setting List(Port I)

TOSHIBA

7.4.10 Port J Setting

Table 7-13 Port Setting List(Port J)

7.4.11 Port K Setting

Table 7-14 Port Setting List(Port K)

7.4.12 Port L Setting

Table 7-15 Port Setting List(Port L)

Pin	Port Type	Function	After reset	PLFR1	PLIE
		Input Port		0	
PL ₀	T ₅	Output Port		0	
		INTB (Input)			
		Input Port		0	
PL ₁	T ₅	Output Port			
		INTA (Input)			

TOSHIBA

8. 16-bit Timer / Event Counters (TMRB)

8.1 Outline

TMRB operate in the following four operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation mode (PPG)
- External trigger Programmable pulse generation mode (PPG)

The use of the capture function allows TMRB to perform the following two measurements.

- One shot pulse output by an external trigger
- Pulse width measurement

In the following explanation of this section, "x" indicates a channel number.

8.2 Differences in the Specifications

TMPM370FYDFG/FYFG contains 8-channel of TMRB.

Each channel functions independently and the channels operate in the same way except for the differences in their specification as shown in Table 8-1.

Specification	External pins			Interrupt	Internal connection		
Channel	External clock / capture trigger input pins	Timer flip-flop output pin			ADC	Timer flip-flop output	
	Signal name	Signal name	Capture interrupt	TMRB interrupt	conversion start	TBxOUT from SIO/UART (TXTRG: Transfer Clock)	
TMRB0	TB0IN	TB0OUT	INTCAP00 INTCAP01	INTTB00 INTTB01			
TMRB1	TB1IN	TB1OUT	INTCAP10 INTCAP11	INTTB10 INTTB11			
TMRB ₂	TB2IN	TB2OUT	INTCAP20 INTCAP21	INTTB20 INTTB21			
TMRB3	TB3IN	TB3OUT	INTCAP30 INTCAP31	INTTB30 INTTB31			
TMRB4	TB4IN	TB4OUT	INTCAP40 INTCAP41	INTTB40 INTTB41		SIO0, SIO1	
TMRB5	TB5IN	TB5OUT	INTCAP50 INTCAP51	INTTB50 INTTB51	INTTB51		
TMRB6	TB6IN	TB6OUT	INTCAP60 INTCAP61	INTTB60 INTTB61			
TMRB7	TB7IN	TB7OUT	INTCAP70 INTCAP71	INTTB70 INTTB71		SIO2, SIO3	

Table 8-1 Differences in the Specifications of TMRB Modules

8.3 Configuration

Each channel consists of a 16-bit up-counter, two 16-bit timer registers (double-buffered), two 16-bit capture registers, two comparators, a capture input control, a timer flip-flop and its associated control circuit. Timer operation modes and the timer flip-flop are controlled by a register.

Figure 8-1 TMRBx Block Diagram (x= 0 to 7)

8.4 Registers

8.4.1 Register list according to channel

The following table shows the register names and addresses of each channel.

8.4.2 TBxEN(Enable register)

8.4.3 TBxRUN(RUN register)

- Note 1: When the external trigger start is used (<SSEL>=1), select <CSSEL> and <TRGSEL> before the setting of <TBRUN>=<TBPRUN>=1.
- Note 2: When the counter is stopped (<TBRUN>="0") and TBxUC<TBUC[15:0]> is read, the value which was captured when the counter was operated is read.

8.4.4 TBxCR(Control register)

Note 1: Do not modify TBxCR during operating TMRB.

Note 2: When the external trigger start is used (<CSSEL>=1), select <CSSEL> and <TRGSEL> before the setting of <TBRUN>=<TBPRUN>=1.

8.4.5 TBxMOD(Mode register)

Note:Do not change TBxMOD register while the timer is operating.

8.4.6 TBxFFCR(Flip-flop control register)

Note:Do not change TBxFFCR register while the timer is operating.

8.4.7 TBxST(Status register)

Note 1: The factors only which is not masked by TBxIM output interrupt request to the CPU.Even if the mask setting is done, the flag is set.

Note 2: The flag is cleared by reading the TBxST register.To clear the flag, TBxST register should be read.

8.4.8 TBxIM(Interrupt mask register)

Note:Even if mask configuration by TBxIM register is valid, the status is set to TBxST register.

8.4.9 TBxUC(Up counter capture register)

Note:When the counter is operated and TBxUC is read, the value of the up counter is captured and read.

8.4.10 TBxRG0(Timer register 0)

8.4.11 TBxRG1(Timer register 1)

8.4.12 TBxCP0(Capture register 0)

8.4.13 TBxCP1(Capture register 1)

8.5 Description of Operations for Each Circuit

The channels operate in the same way, except for the differences in their specifications as shown in Table 8-1.

8.5.1 Prescaler

There is a 4-bit prescaler to generate the source clock for up-counter UC.

The prescaler input clock φT0 is fperiph/1, fperiph/2, fperiph/4, fperiph/8, fperiph/16 or fperiph/32 selected by CGSYSCR<PRCK[2:0]> in the CG. The peripheral clock, fperiph, is either fgear, a clock selected by CGSYSCR<FPSEL> in the CG, or fc, which is a clock before it is divided by the clock gear.

The operation or the stoppage of a prescaler is set with TBxRUN<TBPRUN> where writing "1" starts counting and writing "0" clears and stops counting. Table 8-2 show prescaler output clock resolutions.

TOSHIBA

Note 1: The prescaler output clock φTn must be selected so that φTn < fsys is satisfied (so that φTn is slower than fsys). Note 2: Do not change the clock gear while the timer is operating. Note 3: "−" denotes a setting prohibited.

8.5.2 Up-counter (UC)

UC is a 16-bit binary counter.

• Source clock

UC source clock, specified by TBxMOD<TBCLK[1:0]>, can be selected from either three types φT1, φT4, φT16 of prescaler output clock or the external clock of the TBxIN pin.

• Count start / stop

Counter operation is specified by TBxRUN<TBRUN>. UC starts counting if \langle TBRUN \rangle = "1", and stops counting and clears counter value if $\langle \text{TBRUN} \rangle = "0"$.

- Timing to clear UC
	- 1. When a match is detected

By setting $TBxMOD < TBCLE > = "1", UC$ is cleared if when the comparator detects a match between counter value and the value set in TBxRG1. UC operates as a free-running counter if $TBxMOD < TBCLE>$ = "0".

2. When UC stops

UC stops counting and clears counter value if $TBxRUN < TBRUN > = "0".$

• UC overflow

If UC overflow occurs, the INTTBx0 overflow interrupt is generated.

8.5.3 Timer registers (TBxRG0, TBxRG1)

TBxRG0 and TBxRG1 are registers for setting values to compare with up-counter values and two registers are built into each channel. If the comparator detects a match between a value set in this timer register and that in a UC up-counter, it outputs the match detection signal.

TBxRG0 and TBxRG1 are consisted of the double-buffered configuration which are paired with register buffers. The double buffering is disabled in the initial state.

Controlling double buffering disable or enable is specified by $TBxCR < TBWBF$ bit. If $\langle TBWBF \rangle = "0"$, the double buffering becomes disable. If \langle TBWBF \rangle = "1", it becomes enable. When the double buffering is enabled, a data transfer from the register buffer to the timer register (TBxRG0/1) is done in the case that UC is matched with TBxRG1. When the counter is stopped even if double buffering is enabled, the double buffering operates as a single buffer, and an immediate data can be written to the TBxRG0 and TBxRG1.

8.5.4 Capture

This is a circuit that controls the timing of latching values from the UC up-counter into the TBxCP0 and TBxCP1 capture registers. The timing with which to latch data is specified by TBxMOD<TBCPM[1:0]>.

Software can also be used to import values from the UC up-counter into the capture register; specifically, UC values are taken into the TBxCP0 capture register each time "0" is written to TBxMOD<TBCP>.

8.5.5 Capture register (TBxCP0, TBxCP1)

This register captures an up-counter (UC) value.

8.5.6 Up counter capture register (TBxUC)

Other than the capturing functions shown above, the current count value of the UC can be captured by reading the TBxUC registers.

8.5.7 Comparators (CP0, CP1)

This register compares with the up-counter (UC) and the value setting of the Timer Register (TBxRG0 and TBxRG1) to detect whether there is a match or not. If a match is detected, INTTBx0 and INTTBx1 are generated.

8.5.8 Timer Flip-flop (TBxFF0)

The timer flip-flop (TBxFF0) is reversed by a match signal from the comparator and a latch signal to the capture registers. It can be enabled or disabled to reverse by setting the TBxFFCR<TBC1T1, TBC0T1, TBE1T1, TBE0T1>.

The value of TBxFF0 becomes undefined after a reset. The flip-flop can be reversed by writing "00" to TBxFFCR<TBFF0C[1:0]>. It can be set to "1" by writing "01," and can be cleared to "0" by writing "10."

The value of TBxFF0 can be output to the Timer output pin (TBxOUT). If the timer output is performed, the corresponding port settings must be programmed beforehand.

8.5.9 Capture interrupt (INTCAPx0, INTCAPx1)

Interrupts INTCAPx0 and INTCAPx1 can be generated at the timing of latching values from the UC upcounter into the TBxCP0 and TBxCP1 capture registers. The interrupt timing is specified by the CPU.

8.6 Description of Operations for Each Mode

8.6.1 16-bit Interval Timer Mode

In the case of generating constant period interrupt, set the interval time to the Timer register (TBxRG0) to generate the INTTBx0 interrupt. Same as TBxRG0, INTTBx1 interrupt is generated by setting different interval time value to TBxRG1 timer resister.

Note:X; Don't care −; No change

8.6.2 16-bit Event Counter Mode

It is possible to make it the event counter by using an input clock as an external clock (TBxIN pin input).

The up-counter counts up on the rising edge of TBxIN pin input. It is possible to read the count value by capturing value using software and reading the captured value.

Note:X; Don't care −; No change

8.6.3 16-bit PPG (Programmable Pulse Generation) Output Mode

Square waves with any frequency and any duty (programmable square waves) can be output. The output pulse can be either low-active or high-active.

Programmable square waves can be output from the TBxOUT pin by triggering the timer flip-flop (TBxFF) to reverse when the set value of the up-counter (UC) matches the set values of the timer registers (TBxRG0 and TBxRG1). Note that the set values of TBxRG0 and TBxRG1 must satisfy the following requirement:

Set value of TBxRG0 < Set value of TBxRG1

Figure 8-2 Example of Output of Programmable Pulse Generation (PPG)

In this mode, by enabling the double buffering of TBxRG0, the value of register buffer 0 is shifted into TBxRG0 when the set value of the up-counter matches the set value of TBxRG1. This facilitates handling of small duties.

Figure 8-3 Register Buffer Operation

The block diagram of this mode is shown below.

Figure 8-4 Block Diagram of 16-bit PPG Mode

Each register in the 16-bit PPG output mode must be programmed as listed below.

Note:X; Don't care

−; No change

8.6.4 External trigger Programmable Pulse Generation Output Mode (PPG)

Using an external count start trigger enables one-shot pulse generation with a short delay.

The 16-bit up-counter (UC) is programmed to count up on the rising edge of the TBxIN pin (TBxCR[1:0] = "01"). The TBxRG0 is loaded with the pulse delay (d), and the TBxRG1 is loaded with the sum of the TBxRG0 value (d) and the pulse width (p). The above settings must be done while the 16-bit up-counter is stopped $(TBxRUN < TBRUN > = 0).$

To enable the trigger for timer flip-flop, sets TBxFFCR<TBE1T1, TBE0T1> to "11". With this setting, the timer flip-flop reverses when 16-bit up-counter (UC) corresponds to TBxRG0 or TBxRG1.

Sets TBxRUN<TBRUN> to "1" to enable the count-up by an external trigger.

After the generation of one-shot pulse by the external trigger, to disable reverse of the timer flip-flop or to stop 16bit counter by TBxRUN<TBRUN> setting.

Symbols (d) and (p) used in the text correspond to symbols d and p in Figure 8-5.

Figure 8-5 One-shot pulse generation using an external count start trigger (with a delay)

8.7 Applications using the Capture Function

The capture function can be used to develop many applications, including those described below:

- 1. One-shot pulse output triggered by an external pulse
- 2. Pulse width measurement

8.7.1 One-shot pulse output triggered by an external pulse

One-shot pulse output triggered by an external pulse is carried out as follows:

The 16-bit up-counter is made to count up by putting it in a free-running state using the prescaler output clock. An external pulse is input through the TBxIN pin. A trigger is generated at the rising of the external pulse by using the capture function and the value of the up-counter is taken into the capture registers (TBxCP0).

The CPU must be programmed so that an interrupt INTCAPx0 is generated at the rising of an external trigger pulse. This interrupt is used to set the timer registers (TBxRG0) to the sum of the TBxCP0 value (c) and the delay time (d), $(c + d)$, and set the timer registers (TBxRG1) to the sum of the TBxRG0 values and the pulse width (p) of one-shot pulse, $(c + d + p)$. [TBxRG1 change must be completed before the next match.]

In addition, the timer flip-flop control registers(TBxFFCR<TBE1T1, TBE0T1>) must be set to "11". This enables triggering the timer flip-flop (TBxFF0) to reverse when TBxUC matches TBxRG0 and TBxRG1. This trigger is disabled by the INTTBx0 / INTTBx1 interrupt after a one-shot pulse is output.

Symbols (c), (d) and (p) used in the text correspond to symbols c, d and p in Figure 8-6.

Figure 8-6 One-shot Pulse Output (With Delay)

The followings show the settings in the case that 2 ms width one-shot pulse is output after 3ms by triggering TBxIN input at the rising edge. (ΦT1 is selected for counting.)

Note:X; Don't care −; No change

If a delay is not required, TBxFF0 is reversed when data is taken into TBxCP0, and TBxRG1 is set to the sum of the TBxCP0 value (c) and the one-shot pulse width (p), $(c + p)$, by generating the INTCAPx0 interrupt. TBxRG1 change must be completed before the next match.

TBxFF0 is enabled to reverse when UC matches with TBxRG1, and is disabled by generating the INTTBx1 interrupt.

Figure 8-7 One-shot Pulse Output Triggered by an External Pulse (Without Delay)

8.7.2 Pulse width measurement

By using the capture function, the "High" level width of an external pulse can be measured. Specifically, by putting it in a free-running state using the prescaler output clock, an external pulse is input through the TBxIN pin and the up-counter (UC) is made to count up. A trigger is generated at each rising and falling edge of the external pulse by using the capture function and the value of the up-counter is taken into the capture registers (TBxCP0, TBxCP1). The CPU must be programmed so that INTCAPx1 is generated at the falling edge of an external pulse input through the TBxIN pin.

The "High" level pulse width can be calculated by multiplying the difference between TBxCP0 and TBxCP1 by the clock cycle of an internal clock.

For example, if the difference between TBxCP0 and TBxCP1 is 100 and the cycle of the prescaler output clock is 0.5 μ s, the pulse width is 100 × 0.5 μ s = 50 μ s.

Caution must be exercised when measuring pulse widths exceeding the UC maximum count time which is dependant upon the source clock used. The measurement of such pulse widths must be made using software.

The "Low" level width of an external pulse can also be measured. In such cases, the difference between C2 generated the first time and C1 generated the second time is initially obtained by performing the second stage of INTCAPx0 interrupt processing as shown in Figure 8-8 and this difference is multiplied by the cycle of the prescaler output clock to obtain the "Low" level width.

Figure 8-8 Pulse Width Measurement

OSHIBA

9. Serial Channel (SIO/UART)

9.1 Overview

This device has two mode for the serial channel, one is the synchronous communication mode (I/O interface mode), and the other is the asynchronous communication mode (UART mode).

Their features are given in the following.

- Transfer Clock
	- Dividing by the prescaler, from the peripheral clock (φT0) frequency into 1/2, 1/8, 1/32, 1/128.
	- Make it possible to divide from the prescaler output clock frequency into 1-16.
	- Make it possible to divide from the prescaler output clock frequency into 1, $N+m/16$ ($N=2-15$, $m=1-$ 15). (only UART mode)
	- The usable system clock (only UART mode).
- Double Buffer /FIFO

The usable double buffer function, and the usable FIFO buffers of transmit and receive in all for maximum 4-byte.

- I/O Interface Mode
	- Transfer Mode: the half duplex (transmit/receive), the full duplex
	- Clock: Output (fixed rising edge) /Input (selectable rising/falling edge)
	- Make it possible to specify the interval time of continuous transmission.
- UART Mode
	- Data length: 7 bits, 8bits, 9bits
	- Add parity bit (to be against 9bits data length)
	- Serial links to use wake-up function
	- Handshaking function with \overline{CTS} pin

In the following explanation, "x" represents channel number.

9.2 Difference in the Specifications of SIO Modules

TMPM370FYDFG/FYFG has four SIO channels.

Each channel functions independently. The used pins, interrupt, DMA request and UART source clock in each channel are collected in the following.

	Pin name			Interrupt		UART source
	TXD	RXD	CTS _x / SCLKx	Receive Interrupt	Transmit Interrupt	clock
Channel 0	PE ₀	PE ₁	PE ₂	INTRX0	INTTX0	TB4OUT
Channel 1	PA ₅	PA ₆	PA4	INTRX1	INTTX1	TB4OUT
Channel 2	P _D ₅	PD ₆	P _D 4	INTRX2	INTTX2	TB7OUT
Channel 3	PF ₃	PF4	PF ₂	INTRX3	INTTX3	TB7OUT

Table 9-1 Difference in the Specifications of SIO Modules

9.3 Configuration

Figure 9-1 shows SIO block diagram.

Figure 9-1 SIO Block Diagram

9.4 Registers Description

9.4.1 Registers List in Each Channel

The each channel registers and addresses are shown below.

Note: Do not modify any control register when data is being transmitted or received.

9.4.2 SCxEN (Enable Register)

Note:When SCxEN<SIOE> is cleared to "0" (disable SIO operation) or the operation mode transits to IDLE mode by setting SCxMOD1<I2S0> to "0", it is necessary to reset SCxTFC.

9.4.3 SCxBUF (Buffer Register)

SCxBUF works as a transmit buffer or FIFO for write operation and as a receive buffer or FIFO for read operation.

9.4.4 SCxCR (Control Register)

Note:**Any error flag (OERR, PERR, FERR) is cleared to "0" when read.**

9.4.5 SCxMOD0 (Mode Control Register 0)

Note 1: With <RXE> set to "0", set each mode register (SCxMOD0, SCxMOD1 and SCxMOD2). Then set <RXE> to "1".

Note 2: Do not stop the receive operation (by setting SCxMOD0<RXE> = "0") when data is being received.

9.4.6 SCxMOD1 (Mode Control Register 1)

Note 1: **Specify the all mode first and then enable the <TXE> bit.**

Note 2: **Do not stop the transmit operation (by setting <TXE> = "0") when data is being transmitted.**

Note 3: When SCxEN<SIOE> is cleared to "0" (disable SIO operation) or the operation mode transits to IDLE mode by setting SCxMOD1<I2S0> to "0", it is necessary to reset SCxTFC.

9.4.7 SCxMOD2 (Mode Control Register 2)

Note 1: While data transmission is in progress, any software reset operation must be executed twice in succession.

Note 2: A software reset requires 2 clocks-duration at the time between the end of recognition and the start of execution of software reset instruction.

9.4.8 SCxBRCR (Baud Rate Generator Control Register), SCxBRADD (Baud Rate Generator Control Register 2)

The division ratio of the baud rate generator can be specified in the registers shown below.

SCxBRCR

SCxBRADD

Table 9-2 lists the settings of baud rate generator division ratio.

- Note 1: **To use the "N + (16 K)/16" division function, be sure to set <BRADDE> to "1" after setting the K** value to <BR0K>. The "N + (16 - K)/16" division function can only be used in the UART mode.
- Note 2: **As a division ratio, 1 ("0001") or 16 ("0000") can not be applied to N when using the "N + (16 K)/16" division function in the UART mode.**

Note 3: **The division ratio "1" of the baud rate generator can be specified only when the double buffering is used in the I/O interface mode.**

Note 4: **Specifying "K = 0" is prohibited.**

9.4.9 SCxFCNF (FIFO Configuration Register)

Note 1: **Regarding TX FIFO, the maximum number of bytes being configured is always available. The available number of bytes is the bytes already written to the TX FIFO.**

Note 2: **The FIFO can not use in 9bit UART mode.**

9.4.10 SCxRFC (RX FIFO Configuration Register)

Note:To use TX/RX FIFO buffer, TX/RX FIFO must be cleared after setting the SIO transfer mode (half duplex/full duplex) and enabling FIFO (SCxFCNF<CNFG> = "1").

9.4.11 SCxTFC (TX FIFO Configuration Register) (Note2)

Note 1: **To use TX/RX FIFO buffer, TX/RX FIFO must be cleared after setting the SIO transfer mode (half duplex/full duplex) and enabling FIFO (SCxFCNF<CNFG> = "1").**

Note 2: **After you perform the following operations, configure the SCxTFC register again. SCxEN<SIOE> = "0" (SIO operation stop)** Conditions are as follows:SCxMOD1<l2S0> = "0" (operation is prohibited in IDLE mode) and releas-

ing the low power consumption mode which started by the WFI (Wait For Interrupt) instruction.

9.4.12 SCxRST (RX FIFO Status Register)

Note:**The <ROR> bit is cleared to "0" when receive data is read from the SCxBUF register.**

9.4.13 SCxTST (TX FIFO Status Register)

Note:**The <TUR> bit is cleared to "0" when transmit data is written to the SCxBUF register.**

9.5 Operation in Each Mode

Table 9-3 shows the modes and data formats.

Mode 0 is a synchronous communication and can be used to extend I/O. This mode transmits and receives data in synchronization with SCLK. SCLK can be used for both input and output.

The direction of data transfer can be selected from LSB first and MSB first. This mode is not allowed either to use parity bits or STOP bits.

The mode 1, mode 2 and mode 3 are asynchronous modes and the transfer direction is fixed to the LSB first.

Parity bits can be added in the mode 1 and mode 2. The mode 3 has a wakeup function in which the master controller can start up slave controllers via the serial link (multi-controller system).

STOP bit in transmission can be selected from 1 bit and 2 bits. The STOP bit length in reception is fixed to a one bit.

TOSHIBA

9.6 Data Format

9.6.1 Data Format List

Figure 9-2 shows data format.

Figure 9-2 Data Format

9.6.2 Parity Control

The parity bit can be added only in the 7 or 8-bit UART mode.

Setting "1" to SCxCR<PE> enables the parity.

The <EVEN> bit of SCxCR selects either even or odd parity.

9.6.2.1 Transmission

Upon data transmission, the parity control circuit automatically generates the parity with the data in the transmit buffer.

 After data transmission is complete, the parity bit will be stored in SCxBUF<TB7> in the 7-bit UART mode and SCxMOD0<TB8> in the 8-bit UART mode.

The <PE> and <EVEN> settings must be completed before data is written to the transmit buffer.

9.6.2.2 Receiving Data

If the received data is moved from the receive shift register to the receive buffer, a parity is generated.

In the 7-bit UART mode, the generated parity is compared with the parity stored in SCxBUF<RB7>, while in the 8-bit UART mode, it is compared with the one in SCxCR<RB8>.

If there is any difference, a parity error occurs and the <PERR> of the SCxCR register is set to "1".

In use of the FIFO, <PERR> indicates that a parity error was generated in one of the received data.

9.6.3 STOP Bit Length

The length of the STOP bit in the UART transmission mode can be selected from one bit or two bits by setting the SCxMOD2<SBLEN>. The length of the STOP bit data is determined as one-bit when it is received regardless of the setting of this bit.

9.7 Clock Control

9.7.1 Prescaler

There is a 7-bit prescaler to divide a prescaler input clock ΦT0 by 2, 8, 32 and 128.

Use the CGSYSCR register in the clock/mode control block to select the input clock ΦT0 of the prescaler.

The prescaler becomes active only when the baud rate generator is selected as a transfer clock by $SCxMOD0 < SC[1:0] > = "01".$

Table 9-4 show the resolution of the input clock to the baud rate generator.

2013/4/15

Note 1: **The prescaler output clock** φ**Tn must be selected so that the relationship "**φ**Tn** ≤ **fsys / 2" is satisfied (so that** φ**Tn is slower than fsys).**

- Note 2: **Do not change the clock gear while SIO is operating.**
- Note 3: **The dashes in the above table indicate that the setting is prohibited.**

9.7.2 Serial Clock Generation Circuit

The serial clock circuit is a block to generate transmit and receive clocks (SIOCLK) and consists of the circuits in which clocks can be selected by the settings of the baud rates generator and modes.

9.7.2.1 Baud Rate Generator

The baud rate generator generates transmit and receive clocks to determine the serial channel transfer rate.

(1) Baud Rate Generator input clock

The input clock of the baud rate generator is selected from the prescaler outputs divided by 2, 8, 32 and 128.

This input clock is selected by setting the SCxBRCR<BRCK>.

(2) Baud Rate Generator output clock

The frequency division ratio of the output clock in the baud rate generator is set by SCxBRCR and SCxBRADD.

The following frequency divide ratios can be used; 1/N frequency division in the I/O interface mode ,either $1/N$ or $N + (16-K)/16$ in the UART mode.

The table below shows the frequency division ratio which can be selected.

Note: 1/N (N=1)frequency division ratio can be used only when a double buffer is enabled.

9.7.2.2 Clock Selection Circuit

A clock can be selected by setting the modes and the register.

Modes can be specified by setting the SCxMOD0<SM>.

The input clock in I/O interface mode is selected by setting SCxCR. The clock in UART mode is selected by setting SCxMOD0<SC>.

(1) Transfer Clock in I/O interface mode

Table 9-5 shows clock selection in I/O interface mode.

Table 9-5 Clock Selection in I/O Interface Mode

Mode SCxMOD0 <sm></sm>	Input/Output selection SCxCR <ioc></ioc>	Clock edge selection SCxCR <sclks></sclks>	Clock of use
	SCLK output	Set to "0". (Fixed to the rising edge)	Divided by 2 of the baud rate gen- erator output.
I/O interface mode	SCLK input	Rising edge	SCLK input rising edge
		Falling edge	SCLK input falling edge

To get the highest baud rate, the baud rate generator must be set as below.

Note: **When deciding clock settings, make sure that AC electrical character is satisfied.**

- Clock/mode control block settings
	- $-$ fc = 80MHz
	- $-$ fgear = 80MHz (CGSYSCR<GEAR[2:0] $>$ = "000" : fc selected)
	- ϕ T0 = 80MHz (CGSYSCR<PRCK[2:0]> = "000" : 1 division ratio)
- SIO settings (if double buffer is used)
	- Clock ($SCxBRCR < BRCK[1:0] >$ = "00" : $\phi T1$ selected) = 40MHz
	- Divided clock frequency $(SCxBRCR < BRS[3:0] > = "0001" : 1$ division ratio) = 40MHz

1 division ratio can be selected if double buffer is used. In this case, baud rate is 20Mbps because 40MHz is divided by 2.

- SIO settings (if double buffer is not used)
	- Clock ($SCxBRCR < BRCK[1:0] >$ = "00" : ϕ T1 selected) = 40MHz
	- Divided clock frequency (SCxBRCR<BRS[3:0]> = "0010" : 2 division ratio) = 20MHz

2 division ratio is the highest if double buffer is not used. In this case, baud rate is 10Mbps because 20MHz is divided by 2.

To use SCLK input, the following conditions must be satisfied.

- If double buffer is used
	- SCLK cycle > 6/fsys

The highest baud rate is less than $80 \div 6 = 13.3$ Mbps.

• If double buffer is not used

```
- SCLK cycle > 8/fsys
```
The highest baud rate is less than $80 \div 8 = 10$ Mbps.

(2) Transfer clock in the UART mode

Table 9-6 shows the clock selection in the UART mode. In the UART mode, selected clock is divided by 16 in the receive counter or the transmit counter before use.

Mode SCxMOD0 <sm></sm>	Clock selection SCxMOD0 <sc></sc>			
	Timer output			
	Baud rate generator			
UART Mode	fsys			
	SCLK input			

Table 9-6 Clock Selection in UART Mode

The examples of baud rate in each clock settings.

- If the baud rate generator is used
	- $-$ fc = 80MHz
	- fgear = $80MHz$ (CGSYSCR<GEAR[2:0]> = "000" : fc selected)
	- ϕ T0 = 80MHz (CGSYSCR<PRCK[2:0]> = "000" : 1 division ratio)
	- $Clock = \Phi T1 = 40MHz (SCxBRCR < BRCK[1:0] > = "00" : \Phi T1 selected)$

The highest baud rate is 2.5Mbps because 40MHz is divided by 16.

Table 9-7 shows examples of baud rate when the baud rate generator is used with the following clock settings.

- $fc = 9.8304 \text{MHz}$
- fgear = 9.8304 MHz (CGSYSCR<GEAR[2:0]> = "000" : fc selected)
- ϕ T0 = 4.9152MHz (CGSYSCR<PRCK[2:0]> = "001" : 2 division ratio)

Table 9-7 Example of UART Mode Baud Rate (Using the Baud Rate Generator)

fc [MHz]	Division ratio N (SCxBRCR < BRS[3:0]>)	ϕ T1 (fC/4)	ϕ T4 (f _C /16)	ϕ T16 (f _C /64)	ϕ T64 (fc/256)
	2	76.800	19.200	4.800	1.200
9.830400	4	38.400	9.600	2.400	0.600
	8	19.200	4.800	1.200	0.300
	16	9.600	2.400	0.600	0.150

Unit kbps

• If the SCLK input is used

To use SCLK input, the following conditions must be satisfied.

- SCLK cycle > 2/fsys

The highest baud rate must be less than $80 \div 2 \div 16 = 2.5$ Mbps.

• If fsys is used

Since the highest value of fsys is 80MHz, the highest baud rate is $80 \div 16 = 5$ Mbps.

• If timer output is used

To enable the timer output, the following condition must be set: a timer flip-flop output inverts when the value of the counter and that of TBxRG1 match. The SIOCLK clock frequency is "Setting value of TBxRG1 \times 2".

Baud rates can be obtained by using the following formula.

Baud rate calculation

Table 9-8 shows the examples of baud rates when the timer output is used with the following clock settings.

- $fc = 80MHz / 9.8304MHz / 8MHz$
- fgear = 80 MHz / 9.8304 MHz / 8 MHz (CGSYSCR<GEAR[2:0]> = "000" : fc selected)
- ϕ T0 = 40MHz / 4.9152MHz / 4MHz (CGSYSCR<PRCK[2:0]> = "001" : 2 division ratio)
- Timer count clock = $4MHz / 1.2287MHz / 1MHz$ (TBxMOD<TBCLK[1:0]> = "01" : φT1 selected)

Unit kbps

9.8 Transmit/Receive Buffer and FIFO

9.8.1 Configuration

Figure 9-3 shows the configuration of transmit buffer, receive buffer and FIFO.

Appropriate settings are required for using buffer and FIFO. The configuration may be predefined depending on the mode.

Figure 9-3 The Configuration of Buffer and FIFO

9.8.2 Transmit/Receive Buffer

Transmit buffer and receive buffer are double-buffered. The buffer configuration is specified by SCxMOD2<WBUF>.

In the case of using a receive buffer, if SCLK input is set to generate clock output in the I/O interface mode or the UART mode is selected, it's double buffered despite the <WBUF> settings. In other modes, it's according to the <WBUF> settings.

Table 9-9 shows correlation between modes and buffers.

	SCxMOD2 <wbuf></wbuf>			
Mode	"0"	"1"		
UART	Transmit	Single	Double	
	Receive	Double	Double	
I/O interface	Transmit	Single	Double	
(SCLK input)	Receive	Double	Double	
I/O interface (SCLK output)	Transmit	Single	Double	
	Receive	Single	Double	

Table 9-9 Mode and buffer Composition

9.8.3 FIFO

In addition to the double buffer function above described, 4-byte FIFO can be used.

To enable FIFO, enable the double buffer by setting SCxMOD2<WBUF> to "1" and SCxFCNF<CNFG> to "1". The FIFO buffer configuration is specified by SCxMOD1<FDPX[1:0]>.

Note:To use TX/RX FIFO buffer, TX/RX FIFO must be cleared after setting the SIO transfer mode (half duplex/full duplex) and enabling FIFO (SCxFCNF<CNFG> = "1").

Table 9-10 shows correlation between modes and FIFO.

	SCxMOD1 <fdpx[1:0]></fdpx[1:0]>	RX FIFO	TX FIFO
Half duplex RX	"01"	4byte	-
Half duplex TX	"10"		4byte
Full duplex	"11"	2byte	2byte

Table 9-10 Mode and FIFO Composition

9.9 Status Flag

The SCxMOD2 register has two types of flag. This bit is significant only when the double buffer is enabled.

<RBFLL> is a flag to show that the receive buffer is full. When one frame of data is received and the data is moved from the receive shift register to the receive buffers, this bit changes to "1" while reading this bit changes it to "0".

<TBEMP> shows that the transmit buffers are empty. When data in the transmit buffers is moved to the transmit shift register, this bit is set to "1" . When data is set to the transmit buffers, the bit is cleared to "0".

9.10 Error Flag

Three error flags are provided in the SCxCR register. The meaning of the flags is changed depending on the modes. The table below shows the meanings in each mode.

These flags are cleared to "0" after reading the SCxCR register.

9.10.1 OERR Flag

In both UART and I/O interface modes, this bit is set to "1" when an error is generated by completing the reception of the next frame of receive data before the receive buffer has been read. If the receive FIFO is enabled, the received data is automatically moved to the receive FIFO and no overrun error will be generated until the receive FIFO is full (or until the usable bytes are fully occupied).

In the I/O interface with SCLK output mode, the SCLK output stops upon setting the flag.

Note:To switch the I/O interface SCLK output mode to other modes, read the SCxCR register and clear the overrun flag.

9.10.2 PERR Flag

This flag indicates a parity error in the UART mode and an under-run error in the I/O interface mode.

In the UART mode, <PERR> is set to "1" when the parity generated from the received data is different from the parity received.

In the I/O interface mode, <PERR> is set to "1" under the following conditions when a double buffer is enabled.

In the SCLK input mode, <PERR> is set to "1" when the SCLK is input after completing data output of the transmit shift register with no data in the transmit buffer.

In the SCLK output mode, <PERR> is set to "1" after completing output of all data and the SCLK output stops.

Note:To switch the I/O interface SCLK output mode to other modes, read the SCxCR register and clear the underrun flag.

9.10.3 FERR Flag

A framing error is generated if the corresponding stop bit is determined to be "0" by sampling the bit at around the center. Regardless of the stop bit length settings in the SCxMOD2<SBLEN>register, the stop bit status is determined by only 1.

This bit is fixed to "0" in the I/O interface mode.

9.11 Receive

9.11.1 Receive Counter

The receive counter is a 4-bit binary counter and is up-counted by SIOCLK. In the UART mode, sixteen SIOCLK clock pulses are used in receiving a single data bit and the data symbol is sampled at the seventh, eighth, and ninth pulses. From these three samples, majority logic is applied to decide the received data.

9.11.2 Receive Control Unit

9.11.2.1 I/O interface mode

In the SCLK output mode with SCxCR <IOC> set to "0", the RXD pin is sampled on the rising edge of the shift clock outputted to the SCLK pin.

In the SCLK input mode with SCxCR <IOC> set to "1", the serial receive data RXD pin is sampled on the rising or falling edge of SCLK input signal depending on the SCxCR <SCLKS> setting.

9.11.2.2 UART Mode

The receive control unit has a start bit detection circuit, which is used to initiate receive operation when a normal start bit is detected.

9.11.3 Receive Operation

9.11.3.1 Receive Buffer

The received data is stored by 1 bit in the receive shift register. When a complete set of bits has been stored, the interrupt INTRXx is generated.

When the double buffer is enabled, the data is moved to the receive buffer (SCxBUF) and the receive buffer full flag (SCxMOD2<RBFLL>) is set to "1". The receive buffer full flag is "0" cleared by reading the receive buffer. The receive buffer full flag does not have any value for the single buffer.

Figure 9-4 Receive Buffer Operation

9.11.3.2 Receive FIFO Operation

When FIFO is enabled, the received data is moved from receive buffer to receive FIFO and the receive buffer full flag is cleared immediately. An interrupt will be generated according to the SCxRFC<RIL> setting.

Note: When the data with parity bit are received in UART mode by using the FIFO, the parity error flag is shown the occurring the parity error in the received data.

The following describes configurations and operations in the half duplex RX mode.

After setting of the above FIFO configuration, the data reception is started by writing "1" to the SCxMOD0 <RXE>. When the data is stored all in the receive shift register, receive buffer and receive FIFO, SCxMOD0<RXE> is automatically cleared and the receive operation is finished.

In this above condition, if the continuous reception after reaching the fill level is enabled, and it is possible to receive a data continuously with and reading the data in the FIFO.

Receive shift register	DATA1		DATA ₂	DATA3	DATA4	DATA5	DATA6	
		ŕ						
Receive buffer			DATA1	DATA ₂	DATA3	DATA4	DATA5	DATA5
RX FIFO The first stage			DATA1	DATA ₂	DATA3	DATA4	DATA4	DATA4
The second stage				DATA1	DATA ₂	DATA3	DATA3	DATA3
The third stage					DATA1	DATA ₂	DATA ₂	DATA ₂
The fourth stage						DATA1	DATA1	DATA1
RX Interrupt (INTRXx)								
SCxMOD2 <rbfll></rbfll>								
SCxMOD0 <rxe></rxe>								

Figure 9-5 Receive FIFO Operation

9.11.3.3 I/O interface mode with SCLK output

In the I/O interface mode and SCLK output setting, SCLK output stops when all received data is stored in the receive buffer and FIFO. So, in this mode, the overrun error flag has no meaning.

The timing of SCLK output stop and re-output depends on receive buffer and FIFO.

(1) Case of single buffer

Stop SCLK output after receiving a data. In this mode, I/O interface can transfer each data with the transfer device by hand-shake.

When the data in a buffer is read, SCLK output is restarted.

(2) Case of double buffer

Stop SCLK output after receiving the data into a receive shift register and a receive buffer.

When the data is read, SCLK output is restarted.

(3) Case of FIFO

Stop SCLK output after receiving the data into a shift register, received buffer and FIFO.

When one byte data is read, the data in the received buffer is transferred into FIFO and the data in the receive shift register is transferred into received buffer and SCLK output is restarted.

And if SCxFCNF<RXTXCNT> is set to "1", SCLK stops and receive operation stops with clearing SCxMOD0<RXE> bit too.

9.11.3.4 Read Received Data

In spite of enabling or disabling FIFO, read the received data from the receive buffer (SCxBUF).

When receive FIFO is disabled, the buffer full flag SCxMOD2<RBFLL> is cleared to "0" by this reading. In the case of the next data can be received in the receive shift register before reading a data from the receive buffer. The parity bit to be added in the 8-bit UART mode as well as the most significant bit in the 9-bit UART mode will be stored in SCxCR<RB8>.

When the receive FIFO is available, the 9-bit UART mode is prohibited because up to 8-bit data can be stored in FIFO. In the 8-bit UART mode, the parity bit is lost but parity error is determined and the result is stored in SCxCR<PERR>.

9.11.3.5 Wake-up Function

In the 9-bit UART mode, the slave controller can be operated in the wake-up mode by setting the wakeup function $SCxMOD0 < WU>$ to "1." In this case, the interrupt INTRXx will be generated only when SCxCR <RB8> is set to "1."

9.11.3.6 Overrun Error

When FIFO is disabled, the overrun error is occurred and set overrun flag without completing data read before receiving the next data. When overrun error is occurred, a content of receive buffer and SCxCR<RB8> is not lost, but a content of receive shift register is lost.

When FIFO is enabled, overrun error is occurred and set overrun flag by no reading the data before moving the next data into received buffer when FIFO is full. In this case, the content of FIFO are not lost.

In the I/O interface mode with SCLK output setting, the clock output automatically stops, so this flag has no meaning.

Note: When the mode is changed from I/O interface SCLK output mode to the other mode, read SCxCR and clear overrun flag.

9.12 Transmission

9.12.1 Transmission Counter

The transmit counter is a 4-bit binary counter and is counted by SIOCLK as in the case of the receive counter. In UART mode, it generates a transmit clock (TXDCLK) on every 16th clock pulse.

9.12.2 Transmission Control

9.12.2.1 I/O Interface Mode

In the SCLK output mode with SCxCR<IOC> set to "0", each bit of data in the transmit buffer is outputted to the TXD pin on the falling edge of the shift clock outputted from the SCLK pin.

In the SCLK input mode with SCxCR<IOC> set to "1", each bit of data in the transmit buffer is outputted to the TXD pin on the rising or falling edge of the SCLK input signal according to the SCxCR<SCLKS> setting.

9.12.2.2 UART Mode

When the transmit data is written in the transmit buffer, data transmission is initiated on the rising edge of the next TXDCLK and the transmit shift clock signal is also generated.

9.12.3 Transmit Operation

9.12.3.1 Operation of Transmission Buffer

If double buffering is disabled, the CPU writes data only to Transmit shift register and the transmit interrupt INTTXx is generated upon completion of data transmission.

If double buffering is enabled (including the case the transmit FIFO is enabled), data written to the transmit buffer is moved to the transmit shift register. The INTTXx interrupt is generated at the same time and the transmit buffer empty flag (SCxMOD2<TBEMP>) is set to "1". This flag indicates that the next transmit data can be written. When the next data is written to the transmit buffer, the <TBEMP> flag is cleared to "0".

9.12.3.2 Transmit FIFO Operation

When FIFO is enabled, the maximum 5-byte data can be stored using the transmit buffer and FIFO. Once transmission is enabled, data is transferred to the transmit shift register from the transmit buffer and start transmission. If data exists in the FIFO, the data is moved to the transmit buffer immediately, and the <TBEMP> flag is cleared to "0".

Note: **To use TX FIFO buffer, TX FIFO must be cleared after setting the SIO transfer mode (half duplex/ full duplex) and enabling FIFO (SCxFCNF<CNFG> = "1").**

Settings and operations to transmit 4-byte data stream by setting the transfer mode to half duplex are shown as below.

After above settings are configured, data transmission can be initiated by writing 5 bytes of data to the transmit buffer and FIFO, and setting the SCxMOD1<TXE> bit to "1". When the last transmit data is moved to the transmit buffer, the transmit FIFO interrupt is generated. When transmission of the last data is completed, the transmission sequence is terminated.

Once above settings are configured, if the transmission is not set as auto disabled, the transmission should lasts by writing transmit data.

DSHIBA

9.12.3.3 I/O interface Mode/Transmission by SCLK Output

If SCLK is set to generate clock the I/O interface mode, the SCLK output automatically stops when all data transmission is completed and underrun error will not occur.

The timing of suspension and resume of SCLK output is different depending on the buffer and FIFO usage.

(1) Single Buffer

The SCLK output stops each time one frame of data is transferred. Handshaking for each data with the other side of communication can be enabled. The SCLK output resumes when the next data is written in the buffer.

(2) Double Buffer

The SCLK output stops upon completion of data transmission of the transmit shift register and the transmit buffer. The SCLK output resumes when the next data is written in the buffer.

(3) FIFO

The transmission of all data stored in the transmit shift register, transmit buffer and FIFO is completed, the SCLK output stops. The next data is written, SCLK output resumes.

If SCxFCNF<RXTXCNT> is configured, SCxMOD0<TXE> bit is cleared at the same time as SCLK stop and the transmission stops.

9.12.3.4 Under-run error

If the transmit FIFO is disabled in the I/O interface SCLK input mode and if no data is set in transmit buffer before the next frame clock input, which occurs upon completion of data transmission from transmit shift register, an under-run error occurs and SCxCR<PERR> is set to "1".

In the I/O interface mode with SCLK output setting, the clock output automatically stops, so this flag has no meaning.

Note: **Before switching the I/O interface SCLK output mode to other modes, read the SCxCR register and clear the underrun flag.**

9.13 Handshake function

 The function of the handshake is to enable frame-by-frame data transmission by using the CTS (Clear to send) pin and to prevent overrun errors. This function can be enabled or disabled by SCxMOD0<CTSE>.

When the \overline{CTS} pin is set to "High" level, the current data transmission can be completed but the next data transmission is suspended until the $\overline{\text{CTS}}$ pin returns to the "Low" level. However in this case, the INTTXx interrupt is generated in the normal timing, the next transmit data is written in the transmit buffer, and it waits until it is ready to transmit data.

- Note 1: If the CTS signal is set to "H" during transmission, the next data transmission is suspended after the current transmission is completed.(Point "a" in Figure 9-9)
- Note 2: **Data transmission starts on the first falling edge of the TXDCLK clock after CTS is set to "L".**(Point "b" in Figure 9-9)

Although no RTS pin is provided, a handshake control function can easily implemented by assigning one bit of the port for the RTS function. By setting the port to "High" level upon completion of data reception (in the receive interrupt routine), the transmit side can be requested to suspend data transmission.

Figure 9-8 Handshake Function

Figure 9-9 CTS Signal timing

9.14 Interrupt/Error Generation Timing

9.14.1 RX Interrupts

Figure 9-10 shows the data flow of receive operation and the route of read.

9.14.1.1 Single Buffer / Double Buffer

RX interrupts are generated at the time depends on the transfer mode and the buffer configurations, which are given as follows.

Note: Interrupts are not generated when an overrun error is occurred.

9.14.1.2 FIFO

In use of FIFO, receive interrupt is generated on the condition that the following either operation and SCxRFC<RFIS > setting are established.

- Reception completion of all bits of one frame.
- Reading FIFO

Interrupt conditions are decided by the SCxRFC<RFIS> settings as described in Table 9-11.

Table 9-11 Receive Interrupt conditions in use of FIFO

SCxRFC <rfis></rfis>	Interrupt conditions
"0"	"The fill level of FIFO" is equal to "the fill level of FIFO interruption generation."
1141	"The fill level of FIFO" is greater than or equal to "the fill level of FIFO intrruption generation."

9.14.2 TX interrupts

Figure 9-11 shows the data flow of transmit operation and the route of read.

Figure 9-11 Transmit Buffer/FIFO Configuration Diagram

9.14.2.1 Single Buffer / Double Buffer

TX interrupts are generated at the time depends on the transfer mode and the buffer configurations, which are given as follows.

Note: If double buffer is enabled, a interrupt is also generated when the data is moved from the buffer to the shift register by writing to the buffer.

9.14.2.2 FIFO

In use of FIFO, transmit interrupt is generated on the condition that the following either operation and SCxTFC<TFIS> setting are established.

- Transmittion completion of all bits of one frame.
- Writing FIFO

Interrupt conditions are decided by the SCxTFC<TFIS> settings as described in Table 9-12.

Table 9-12 Transmit Interrupt conditions in use of FIFO

SCxTFC <tfis></tfis>	Interrupt conditions
"0"	"The fill level of FIFO" is equal to "the fill level of FIFO interruption generation."
1141	"The fill level of FIFO" is smaller than or equal to "the fill level of FIFO interruption genera- tion."

9.14.3 Error Generation

9.14.3.1 UART Mode

9.14.3.2 IO Interface Mode

Note: Over-run error and Under-run error have no meaning in SCLK output mode.

9.15 Software Reset

Software reset is generated by writing SCxMOD2<SWRST[1:0]> as "10" followed by "01".

As a result, SCxMOD0<RXE>, SCxMOD1<TXE>, SCxMOD2<TBEMP><RBFLL><TXRUN>, SCxCR

<OERR><PERR><FERR> are initialized. And the receive circuit, the transmit circuit and the FIFO become initial state. Other states are held.

9.16 Operation in Each Mode

9.16.1 Mode 0 (I/O interface mode)

Mode 0 consists of two modes, the SCLK output mode to output synchronous clock and the SCLK input mode to accept synchronous clock from an external source.

The following operational descriptions are for the case use of FIFO is disabled. For details of FIFO operation, refer to the previous sections describing receive/transmit FIFO functions.

9.16.1.1 Transmitting Data

- (1) SCLK Output Mode
	- If the transmit double buffer is disabled (SCxMOD2<WBUF> = "0")

Data is output from the TXD pin and the clock is output from the SCLK pin each time the CPU writes data to the transmit buffer. When all data is output, an interrupt (INTTXx) is generated.

• If the transmit double buffer is enabled (SCxMOD2<WBUF> = "1")

Data is moved from the transmit buffer to the transmit shift register when the CPU writes data to the transmit buffer while data transmission is halted or when data transmission from the transmit buffer (shift register) is completed. Simultaneously, the transmit buffer empty flag SCxMOD2<TBEMP> is set to "1", and the INTTXx interrupt is generated.

When data is moved from the transmit buffer to the transmit shift register, if the transmit buffer has no data to be moved to the transmit shift register, INTTXx interrupt is not generated and the SCLK output stops.

(2) SCLK Input Mode

• If double buffering is disabled $(SCxMOD2\lt WBUF> = "0")$

If the SCLK is input in the condition where data is written in the transmit buffer, 8-bit data is outputted from the TXD pin. When all data is output, an interrupt INTTXx is generated. The next transmit data must be written before the timing point "A" as shown in Figure 9-13.

• If double buffer is enabled (SCxMOD2<WBUF> = "1")

Data is moved from the transmit buffer to the transmit shift register when the CPU writes data to the transmit buffer before the SCLK input becomes active or when data transmission from the transmit shift register is completed. Simultaneously, the transmit buffer empty flag SCxMOD2<TBEMP> is set to "1", and the INTTXx interrupt is generated.

If the SCLK input becomes active while no data is in the transmit buffer, although the internal bit counter is started, an under-run error occurs and 8-bit dummy data (0xFF) is sent.

SCLK input (<SCLKS>=0 Rising edge mode)

SCLK input
(<SCLKS>=1
Falling edge mode)

TXD bit 0 bit 1 bit 6

(INTTXx interrupt request)

TBEMP

PERR (Functions to detect under-run errors)

<WBUF> = "1" (if double buffering is enabled and there is no data in buffer)

bit 5 \sqrt{X} bit 6 \sqrt{X} 'bit 7

1 1

٩Š

9.16.1.2 Receive

(1) SCLK Output Mode

The SCLK output can be started by setting the receive enable bit SCxMOD0<RXE> to "1".

• If double buffer is disabled (SCxMOD2<WBUF> = "0")

A clock pulse is outputted from the SCLK pin and the next data is stored into the shift register each time the CPU reads received data. When all the 8 bits are received, the INTRXx interrupt is generated.

• If double buffer is enabled (SCxMOD2<WBUF> = "1")

Data stored in the shift register is moved to the receive buffer and the receive buffer can receive the next frame. A data is moved from the shift register to the receive buffer, the receive buffer full flag SCxMOD2<RBFLL> is set to "1" and the INTRXx is generated.

While data is in the receive buffer, if the data cannot be read from the receive buffer before completing reception of the next 8 bits, the INTRXx interrupt is not generated and the SCLK output stops. In this state, reading data from the receive buffer allows data in the shift register to move to the receive buffer and thus the INTRXx interrupt is generated and data reception resumes.

Figure 9-14 Receive Operation in the I/O Interface Mode (SCLK Output Mode)

(2) SCLK Input Mode

In the SCLK input mode, receiving double buffering is always enabled, the received frame can be moved to the receive buffer from the shift register, and the receive buffer can receive the next frame successively.

The INTRXx receive interrupt is generated each time received data is moved to the receive buffer.

9.16.1.3 Transmit and Receive (Full-duplex)

- (1) SCLK Output Mode
	- If SCxMOD2<WBUF> is set to "0" and the double buffers are disabled

SCLK is outputted when the CPU writes data to the transmit buffer.

Subsequently, 8 bits of data are shifted into receive shift register and the INTRXx receive interrupt is generated. Concurrently, 8 bits of data written to the transmit buffer are outputted from the TXD pin, the INTTXx transmit interrupt is generated when transmission of all data bits has been completed. Then, the SCLK output stops.

The next round of data transmission and reception starts when the data is read from the receive buffer and the next transmit data is written to the transmit buffer by the CPU. The order of reading the receive buffer and writing to the transmit buffer can be freely determined. Data transmission is resumed only when both conditions are satisfied.

• If SCxMOD2<WBUF> is set to "1" and the double buffers are enabled

SCLK is outputted when the CPU writes data to the transmit buffer.

8 bits of data are shifted into the receive shift register, moved to the receive buffer, and the INTRXx interrupt is generated. While 8 bits of data is received, 8 bits of transmit data is outputted from the TXD pin. When all data bits are sent out, the INTTXx interrupt is generated and the next data is moved from the transmit buffer to the transmit shift register.

If the transmit buffer has no data to be moved to the transmit buffer (SCxMOD2<TBEMP> $= 1$) or when the receive buffer is full (SCxMOD2<RBFULL> = 1), the SCLK output is stopped. When both conditions, receive data is read and transmit data is written, are satisfied, the SCLK output is resumed and the next round of data transmission and reception is started.
TOSHIBA

(2) SCLK Input Mode

• If SCxMOD2<WBUF> is set to "0" and the transmit double buffer is disabled

When receiving data, double buffer is always enabled regardless of the SCxMOD2 <WBUF> settings.

8-bit data written in the transmit buffer is outputted from the TXD pin and 8 bit of data is shifted into the receive buffer when the SCLK input becomes active.The INTTXx interrupt is generated upon completion of data transmission. The INTRXx interrupt is generated when the data is moved from receive shift register to receive buffer after completion of data reception.

Note that transmit data must be written into the transmit buffer before the SCLK input for the next frame (data must be written before the point A in Figure 9-17). Data must be read before completing reception of the next frame data.

• If SCxMOD2<WBUF> is set to "1" and the double buffer is enabled.

The interrupt INTTXx is generated at the timing the transmit buffer data is moved to the transmit shift register after completing data transmission from the transmit shift register. At the same time, data received is shifted to the shift register, it is moved to the receive buffer, and the INTRXx interrupt is generated.

Note that transmit data must be written into the transmit buffer before the SCLK input for the next frame (data must be written before the point A in Figure 9-17). Data must be read before completing reception of the next frame data.

Upon the SCLK input for the next frame, transmission from transmit shift register (in which data has been moved from transmit buffer) is started while receive data is shifted into receive shift register simultaneously.

If data in receive buffer has not been read when the last bit of the frame is received, an overrun error occurs. Similarly, if there is no data written to transmit buffer when SCLK for the next frame is input, an under-run error occurs.

TOSHIBA

Figure 9-17 Transmit/Receive Operation in the I/O Interface Mode (SCLK Input Mode)

9.16.2 Mode 1 (7-bit UART mode)

The 7-bit UART mode can be selected by setting the mode control register $(SCxMOD\leq SM[1:0]$ to "01".

In this mode, parity bits can be added to the transmit data stream; the control register (SCxCR<PE>) controls the parity enable/disable setting.

When <PE> is set to "1" (enable), either even or odd parity may be selected using the SCxCR<EVEN> bit. The length of the stop bit can be specified using SCxMOD2<SBLEN>.

The following table shows the control register settings for transmitting in the following data format.

 $SCxMOD0 \leftarrow x \quad 0 \quad - \quad 0 \quad 0 \quad 1 \quad 0 \quad 1 \quad Set 7-bit UART mode$ $SCxCR$ \leftarrow x 1 1 x x x 0 0 Even parity enabled $SCxBRCR$ \leftarrow 0 0 1 0 0 1 0 0 Set 2400bps SCxBUF ← * * * * * * * * * * Set transmit data

x : don't care - : no change

9.16.3 Mode 2 (8-bit UART mode)

The 8-bit UART mode can be selected by setting SCxMOD0<SM[1:0]> to "10." In this mode, parity bits can be added and parity enable/disable is controlled using SCxCR<PE>. If <PE> = "1" (enabled), either even or odd parity can be selected using SCxCR<EVEN>.

The control register settings for receiving data in the following format are as follows:

9.16.4 Mode 3 (9-bit UART mode)

The 9-bit UART mode can be selected by setting SCxMOD0<SM[1:0]> to "11." In this mode, parity bits must be disabled ($SCxCR < PE > = "0"$).

The most significant bit (9th bit) is written to SCxMOD0<TB8> for transmitting data. The data is stored in SCxCR<RB8>.

When writing or reading data to/from the buffers, the most significant bit must be written or read first before writing or reading to/from SCxBUF.

The stop bit length can be specified using SCxMOD2<SBLEN>.

9.16.4.1 Wake up function

In the 9-bit UART mode, slave controllers can be operated in the wake-up mode by setting the wake-up function control bit SCxMOD0<WU> to "1."

In this case, the interrupt INTRXx will be generated only when $SCxCR < RB8$ is set to "1".

Note: The TXD pin of the slave controller must be set to the open drain output mode using the PxOD register.

Figure 9-18 Serial Links to Use Wake-up Function

9.16.4.2 Protocol

- 1. Select the 9-bit UART mode for the master and slave controllers.
- 2. Set SCxMOD0<WU> to "1" for the slave controllers to make them ready to receive data.
- 3. The master controller is to transmit a single frame of data that includes the slave controller select code (8 bits). In this, the most significant bit (bit 8) <TB8> must be set to "1".

- 4. Each slave controller receives the above data frame; if the code received matches with the controller's own select code, it clears the WU bit to "0".
- 5. The master controller transmits data to the designated slave controller (the controller of which SCxMOD<WU> bit is cleared to "0"). In this, the most significant bit (bit 8) <TB8> must be set to "0".

6. The slave controllers with the <WU> bit set to "1" ignore the receive data because the most significant bit (bit 8) <RB8> is set to "0" and thus no interrupt (INTRXx) is generated.Also, the slave controller with the <WU> bit set to "0" can transmit data to the master controller to inform that the data has been successfully received.

10. 12-Bit Analog-to-Digital Converters

The TMPM370FYDFG/FYFG contains two 12-bit successive-approximation analog-to-digital converters (ADCs).

The ADC unit A (ADC A) has 15 analog inputs. Three inputs are able to use for shunt resistor currents of motor 0. Twelve inputs can use for external input.

The ADC unit B (ADC B) has 138 analog inputs. Three inputs are able to use for shunt resistor currents of motor 0. And an input is able to use for shunt resistor currents of motor 1. Thus thirteen inputs can use for external input.

External analog input pins (AINA0 to AINA8, AINA9/AINB0, AINA10/AINB1, AINA11/AINB2, AINB3 to AINB12) can also be used as input/output ports.

10.1 Functions and features

- 1. It can select analog input and start AD conversion when receiving trigger signal from PMD or TMRB (interrupt).
- 2. It can select analog input, in the Software Trigger Program and the Constant Trigger Program.
- 3. The ADCs has twelve register for AD conversion result.
- 4. The ADCs generate interrupt signal at the end of the program which was started by PMD trigger and TMRB trigger.
- 5. The ADCs generate interrupt signal at the end of the program which are the Software Trigger Program and the Constant Trigger Program.
- 6. The ADCs have the AD conversion monitoring function. When this function is enabled, an interrupt is generated when a conversion result matches the specified comparison value.

10.2 Block Diagram

Figure 10-1 AD converters Block Diagram

10.3 List of Registers

10.4 Register Descriptions

AD conversion is performed at the clock frequency selected in the ADC Clock Setting Register.

- Note 1: Frequency of SCLK can be use up to 40MHz. Do not set <ADCLK[2:0]> to "000" when fc > 40MHz.
- Note 2: AD conversion is performed at the clock frequency selected in this register. The conversion clock frequency must be selected to ensure the guaranteed accuracy.
- Note 3: The conversion clock must not be changed while AD conversion is in progress.

10.4.2 ADxMOD0 (Mode Setting Register 0)

10.4.3 ADxMOD1 (Mode Setting Register 1)

10.4.4 ADxMOD2 (Mode Setting Register 2)

10.4.5 ADxMOD3 (Mode Setting Register 3)

Note:ADxMOD3<PMODE[2:0]> must be set to "100". And do not change other bits in ADxMOD3 register.

10.4.6 ADxCMPCR0(Monitoring Setting Register 0)

After fixing the conversion result, the interrupt signal (INTADxCPn) is generated.

(n=A,B / A: Monitor0 / B: Monitor1)

Note: The ADxCMPCR0 and ADxCMPCR1 registers are used to enable or disable comparison between an AD conversion result and the specified comparison value, to select the register to be compared with an AD conversion result and to set how many times comparison should be performed to determine the result.

10.4.7 ADxCMPCR1(Monitoring Setting Register 1)

After fixing the conversion result, the interrupt signal (INTADxCPn) is generated.

(n=A,B / A: Monitor0 / B: Monitor1)

Note: The ADxCMPCR0 and ADxCMPCR1 registers are used to enable or disable comparison between an AD conversion result and the specified comparison value, to select the register to be compared with an AD conversion result and to set how many times comparison should be performed to determine the result.

10.4.8 ADxCMP0(Conversion Result Compare Register 0)

10.4.9 ADxCMP1(Conversion Result Compare Register 1)

10.4.10ADxREG0(Conversion Result Register 0)

10.4.11ADxREG1(Conversion Result Register 1)

10.4.12ADxREG2(Conversion Result Register 2)

10.4.13ADxREG3(Conversion Result Register 3)

10.4.14ADxREG4(Conversion Result Register 4)

10.4.15ADxREG5(Conversion Result Register 5)

10.4.16ADxREG6(Conversion Result Register 6)

10.4.17ADxREG7(Conversion Result Register 7)

10.4.18ADxREG8(Conversion Result Register 8)

10.4.19ADxREG9(Conversion Result Register 9)

10.4.20ADxREG10(Conversion Result Register 10)

10.4.21ADxREG11(Conversion Result Register 11)

10.4.22PMD Trigger Program Registers

AD conversion can be started by a trigger from the PMD (programmable motor driver).

The PMD trigger program registers are used to specify the program to be started by each of twelve triggers generated by the PMD, to select the interrupt to be generated upon completion of the program and to select the AIN input to be used.

The PMD trigger program registers include three types of registers.

 $(x=A,B:ADC Unit)$

• PMD Trigger Program Number Select Register (ADxPSEL0 to ADxPSEL11)

The PMD Trigger Program Number Select Register (ADxPSELn) specifies the program to be started by each of twelve AD conversion start signals corresponding to twelve triggers(PMD0TRG0 to 5, PMD1TRG0 to 5) generated by the PMD.Programs 0 to 5 are available.

"ADxPSEL0 to ADxPSEL5" corresponds to "PMD0TRG0 to 5". "ADxPSEL6 to ADxPSEL11" corresponds to "PMD1TRG0 to 5".

• PMD Trigger Interrupt Select Register (ADxPINTS0 to ADxPINTS5)

The PMD Trigger Interrupt Select Registers (ADxPINTS0 to ADxPINTS5) select the interrupt to be generated upon completion of each program, and enables or disables the interrupt.

ADxPINTS0 corresponds to program 0, and it exists to ADxPINT5 (program 5).

• PMD Trigger Program Register (ADxPSET0 to ADxPSET5)

The PMD Trigger Program Setting Registers (ADxPSET0 to ADxPSET5) specify the settings for each of programs 0 to 5. Each PMD Trigger Program Register is comprised of four registers for specifying the AIN input to be converted. The conversion results corresponding to the ADxPSETn0 to ADxPSETn3 registers are stored in the Conversion Result Registers 0 to 3 (ADxREG0 to ADxREG3).

10.4.22.1ADxPSEL0 to ADxPSEL11(PMD Trigger Program Number Select Register 0 to 11)

ADxPSEL0:PMD Trigger Program Number Select Register 0

ADxPSEL1:PMD Trigger Program Number Select Register 1

ADxPSEL2:PMD Trigger Program Number Select Register 2

ADxPSEL3:PMD Trigger Program Number Select Register 3

ADxPSEL4:PMD Trigger Program Number Select Register 4

ADxPSEL5:PMD Trigger Program Number Select Register 5

ADxPSEL6:PMD Trigger Program Number Select Register 6

ADxPSEL7:PMD Trigger Program Number Select Register 7

ADxPSEL9:PMD Trigger Program Number Select Register 9

ADxPSEL10:PMD Trigger Program Number Select Register 10

ADxPSEL11:PMD Trigger Program Number Select Register 11

Table 10-1 Program number select

10.4.22.2ADxPINTS0 to 5(PMD Trigger Interrupt Select Register 0 to 5)

ADxPINTS0:PMD Trigger Interrupt Select Register 0

ADxPINTS1:PMD Trigger Interrupt Select Register 1

ADxPINTS2:PMD Trigger Interrupt Select Register 2

ADxPINTS3:PMD Trigger Interrupt Select Register 3

ADxPINTS4:PMD Trigger Interrupt Select Register 4

ADxPINTS5:PMD Trigger Interrupt Select Register 5

10.4.22.3ADxPSET0 to 5(PMD Trigger Program Register 0 to 5)

Each ADxPSETn (n=0 to 5:Program number) is composed of four sets that assume <AINSPnm [4:0]>, <UVWISnm[1:0]>, and <ENSPnm> in a couple.

 $(m=0 \text{ to } 3)(x=A,B:ADC Unit)$

Setting the <ENSPnm> to "1" enables the ADxPSETnm register. The <UVWISnm[1:0]> bits are used to select phase-U, phase-V or phase-W. The <AINSPnm[4:0]> bits are used to select the AIN pin to be used.

<ainsp00 [4:0]=""> to <ainsp53 [4:0]=""></ainsp53></ainsp00>	ADC Unit A	ADC Unit B
0 0000	:AINA0	:AINB0
0_0001	:AINA1	:AINB1
0_0010	:AINA2	:AINB2
0_0011	:AINA3	:AINB3
0 0100	:AINA4	:AINB4
000101	:AINA5	:AINB5
00110	:AINA6	:AINB6
00111	:AINA7	:AINB7
0 1000	:AINA8	:AINB8
0.1001	:AINA9	:AINB9
0 1010	:AINA10	:AINA10
0.1011	:AINA11	:AINB11
0_1100	:AINA12	:AINB12
0_1101	:AINA13	:AINB13
0_1 1110	:AINA14	:AINB14
0_11111	:reserved	:AINB15
1 0000	:reserved	:AINB16
0_1101 to 1_1111	:reserved	:reserved

Table 10-2 Select the AIN pin

ADxPSET1:PMD Trigger Program Register 1

ADxPSET3:PMD Trigger Program Register 3

ADxPSET5:PMD Trigger Program Register 5

10.4.23ADxTSET03 / ADxTSET47 / ADxTSET811 (Timer Trigger Program Registers)

AD conversion can be started by INTTB51 generated from Timer5(TMRB5) as a trigger. There are twelve 8 bit registers for programming timer triggers. Setting the <ENSTm> to "1" enables the ADxTSETm register. The <AINSTm[4:0]> are used to select the AIN pin to be used. The numbers of the Timer Trigger Program Registers correspond to those of the AD Conversion Result Registers. When finished this AD conversion, interrupt : INTADxTMR is generated.

 $(m=0 \text{ to } 11), (x=A, B : ADC Unit)$

<ainst0 [4:0]=""> to <ainst11 [4:0]=""></ainst11></ainst0>	ADC Unit A	ADC Unit B	
0 0000	:AINA0	:AINB0	
$0 - 0001$:AINA1	:AINB1	
0_0010	:AINA2	:AINB2	
0_0011	:AINA3	:AINB3	
0_0 0100	:AINA4	:AINB4	
000101	:AINA5	:AINB5	
00110	:AINA6	:AINB6	
00111	:AINA7	:AINB7	
$0 - 1000$:AINA8	:AINB8	
$0 - 1001$:AINA9	:AINB9	
$0 - 1010$:AINA10	:AINA10	
0.1011	:AINA11	:AINB11	
0_1100	:AINA12	:AINB12	
0_1101	:AINA13	:AINB13	
0.1110	:AINA14	:AINB14	
0_11111	:reserved	:AINB15	
1 0000	:reserved	:AINB16	
0_1101 to 1_1111	:reserved	:reserved	

Table 10-3 Select the AIN pin

ADxTSET03: Timer Trigger Program Registers 03

ADxTSET47: Timer Trigger Program Registers 47

ADxTSET811: Timer Trigger Program Registers 811

10.4.24ADxSSET03 / ADxSSET47 / ADxSSET811(Software Trigger Program Registers)

AD conversion can be started by software. There are twelve 8-bit registers for programming software triggers. Setting the <ENSSm> to "1" enables the ADxSSETm register. The <AINSSm[4:0]> are used to select the AIN pin to be used. The numbers of the Software Trigger Program Registers correspond to those of the Conversion Result Registers. When finished this AD conversion, interrupt :INTADxSFT is generated.

 $(m=0 \text{ to } 11), (x=A, B : ADC Unit)$

<ainss0 [4:0]=""> to <ainss11 [4:0]=""></ainss11></ainss0>	ADC Unit A	ADC Unit B
00000	:AINA0	:AINB0
0 0001	:AINA1	:AINB1
00010	:AINA2	:AINB2
00011	:AINA3	:AINB3
0_0 0100	:AINA4	:AINB4
0_0 0101	:AINA5	:AINB5
00110	:AINA6	:AINB6
0_0 0111	:AINA7	:AINB7
$0 - 1000$:AINA8	:AINB8
$0 - 1001$:AINA9	:AINB9
0 1010	:AINA10	:AINA10
0.1011	:AINA11	:AINB11
0_1100	:AINA12	:AINB12
0_1101	:AINA13	:AINB13
0.1110	:AINA14	:AINB14
0.1111	:reserved	:AINB15
1_0000	:reserved	:AINB16
0_1101 to 1_1111	:reserved	:reserved

Table 10-4 Select the AIN pin

TOSHIBA

ADxSSET03: Software Trigger Program Registers 03

ADxSSET47: Software Trigger Program Registers 47

TOSHIBA

ADxSSET811: Software Trigger Program Registers 811

10.4.25ADxASET03 / ADxASET47 / ADxASET811(Constant Conversion Program Registers)

The ADCs allow conversion triggers to be constantly enabled. There are twelve 8-bit registers for programming constant triggers. Setting the <ENSAm> to "1" enables the ADxASETm register. The <AINSAm[4:0]> are used to select the AIN pin to be used. The numbers of the Constant Trigger Program Registers correspond to those of the Conversion Result Registers.

 $(m=0 \text{ to } 11), (x=A, B : ADC Unit)$

TOSHIBA

ADxASET03: Constant Conversion Program Registers03

ADxASET47: Constant Conversion Program Registers 47

TOSHIBA

ADxASET811: Constant Conversion Program Registers 811

10.5 Operation Descriptions

10.5.1 Analog Reference Voltages

For the High-level and Low-level analog reference voltages, the VREFHA and VREFLA pins are used in ADC A and the VREFHB and VREFLB pins are used in ADC B. There are no registers for controlling current between VREFHA and VREFLA (or, between VREFHB and VREFLB). Inputs to these pins are fixed.

The internal amplifiers and comparators share the power supply and GND, which are connected to AMPVDD5 and AMPVSS respectively.

Note 1: During AD conversion, do not change the output data of port H/I/J/K, to avoid the influence on the conversion result.

Note 2: AD conversion results might be unstable by the following conditions. Input operation is executed. Output operation is executed. Output current of port varies. Take a countermeasure such as averaging the multiple conversion results, to get precise value.

10.5.2 Starting AD Conversion

AD conversion is started by software or one of the following three trigger signals.

- PMD trigger (See "10.4.22 PMD Trigger Program Registers")
- Timer trigger (TMRB5) (See "10.4.23 Timer Trigger Program Registers.")
- Software trigger (See "10.4.24 Software Trigger Program Registers.")

These start triggers are given priorities as shown below.

If the PMD trigger occurs while an AD conversion is in progress, the PMD trigger is handled stop the ongoing program and start AD conversion correspond to PMD trigger number.

If a higher-priority trigger occurs while an AD conversion is in progress, the higher-priority trigger is handled after the ongoing program is completed.

It has some delay from generation of trigger to start of AD conversion. The delay depends on the trigger. The following timing chart and table show the delay.

Figure 10-3 Timing chart of AD conversion

Table 10-6 AD conversion time (SCLK = $40MHz$)

Note 1: Delay time from trigger to start of AD conversion.

Note 2: Delay time to the 2nd or after conversion in plural conversions with one trigger.

10.5.3 AD Conversion Monitoring Function

The ADCs have the AD conversion monitoring function. When this function is enabled, an interrupt is generated when a conversion result matches the specified comparison value.

To enable the monitoring function, set ADxCMPCR0<CMP0EN> or ADxCMPCR1<CMP1EN> to "1". In the monitoring function, if the value of AD conversion result register to which the monitoring function is assigned corresponds to the comparison condition specified by ADxCMCR0<ADBIG0>/ ADxCMPR1<ADBIG1>, the interrupt (INTADxCPA for ADxCMPCR0, INTADxCPB for ADxCMPCR1) is generated. The comparison is executed at the timing of storing the conversion result into the register.

Note 1: The AD conversion result store flag (<ADRxRF>) is not cleared by the comparison function.

Note 2: The comparison function differs from reading the conversion result by software. Therefore, if the next conversion is completed without reading the previous result, the overrun flag (<OVRx>) is set.

10.6 Timing chart of AD conversion

The following shows a timing chart of software trigger conversion, constant conversion and acceptance of trigger.

10.6.1 Software trigger Conversion

In the software trigger conversion, the interrupt is generated after completion of conversion programmed by ADxSSET03, ADxSSET47 and ADxSSET811.(Figure 10-4)

If the ADxMOD1<ADEN> is cleared to "0" during AD conversion, the ongoing conversion stops without storing to the result register.(Figure 10-5)

Condition Software trigger setting : AINA0, AINA1, AINA2, AINA4

Figure 10-4 Software trigger AD conversion

Condition

Software trigger setting : AINA0, AINA1, AINA2

Figure 10-5 Writing "0" to <ADEN> during the software trigger AD conversion

10.6.2 Constant Conversion

In the constant conversion, if the next conversion completes without reading the previous result from the conversion result register, the overrun flag is set to "1". In this case, the previous conversion result in the conversion result register is overwritten by the next result. The overrun flag is cleared by reading of the conversion result.(Figure 10-6)

10.6.3 AD conversion by trigger

If the PMD trigger is occurred during the software trigger conversion, the ongoing conversion stops immediately.(Figure 10-7) If the timer trigger is occurred during the software trigger conversion, the ongoing conversion stops after the completion of ongoing conversion. (Figure 10-8) After the completion of conversion by trigger, the software trigger conversion starts from the beginning programmed by ADxSSET03, ADxSSET47 and ADxSSET811.(Figure 10-9)

Figure 10-9 AD conversion by timer trigger (2)

10.7 Usage Examples

10.7.1 Successive Conversion Using One PMD0(Three Shunts) and One ADC

The following shows a circuit diagram for AD conversion using one PMD0 for three shunts and one ADC.

Example ADC settings are shown below.

ADC UnitA

Programs 0 to 5 are assigned to trigger inputs PMD0TRG0 to 5. "reg0" and "reg1" indicate the PMD Trigger Program Registers ADAPSETn[7:0] and ADAPSETn[15:8]. "U", "V" and "W" indicate the phases of a motor. AIN inputs are selected to obtain these phases.

When a trigger input occurs, AD conversion is performed based on reg0 and reg1 sequentially, and then the interrupt signal (INTADAPDA) is generated.

10.7.2 Simultaneous Conversion Using One PMD0 (Three Shunts) and Two ADCs

U W V AINA9 AINA11 AINA10 ADCA \leftrightarrow \leftrightarrow PMD 0 INTADAPDA PMD0TRGn $(n=0 \sim 2)$ $\frac{\mathcal{H}}{3}$ AINB0 AINB2 AINB1 ADC B INTADBPDA PMD0TRGn $(n=0 \sim 2)$ $\frac{1}{3}$

The following shows a block diagram for AD conversion using PMD0 for three shunts and two ADCs.

Example ADC settings are shown below.

ADC UnitA

ADC UnitB

Programs 0 to 2 are assigned to three trigger inputs to ADC A and ADC B. "reg0" indicates the PMD Trigger Program Register ADAPSETn[7:0] and ADBPSETn[7:0]. "U", "V" and "W" indicate the phases of a motor. AIN inputs are selected to obtain these phases.

When a trigger input occurs, ADC A and ADC B are started simultaneously to perform AD conversion based on reg0, and the interrupt signals (INTADAPDA, INTADBPDA) are output to ADC A and ADC B.

10.7.3 Successive Conversion Using PMD0 (Three Shunts), PMD1 (One Shunt) and Two ADCs

The following shows a circuit diagram for AD conversion using PMD0 for three shunts, PMD1 for one shunt and two ADCs.

Example ADC settings are shown below.

ADC UnitA

ADC UnitB

In ADC A, programs 0 to 2 are assigned to six trigger signals from PMD0 and programs 3 and 4 are assigned to two trigger signals from PMD1. In ADC B, programs 0 to 2 are assigned to six trigger signals from PMD0.

"reg0", "reg1" and "reg2" indicate the PMD Trigger Program Registers ADxPSETn[7:0], ADxPSETn[15:8] and ADxPSETn[23:16] (x=A,B : ADC Unit). "U", "V" and "W" indicate the phases of a motor. AIN inputs are selected to obtain these phases. "R" indicates a resistor, where the AIN that is connected to that resistor is set.

When a trigger input occurs, ADC A or ADC B is started to perform AD conversion. In ADC A, the interrupt (INTADAPDA) is generated for a trigger from PMD0 and the interrupt (INTADAPDB) is generated for a trigger from PMD1. In ADC B, interrupt generation is disabled in this example.

10.7.4 Successive Conversion Using One PMD0 (One Shunt) and One ADC

The following shows a circuit diagram for AD conversion using PMD0 for one shunt and one ADC.

Example ADC settings are shown below.

ADC UnitA

Programs 0 and 1 are assigned to two trigger signals from PMD0.

"reg0" and "reg1" indicate the PMD Trigger Program Registers ADAPSETn[7:0] and ADAPSETn[15:8]. "R" indicates a resistor, where the AIN input that is connected to that resistor is set.

When a trigger input occurs, the ADC is started to execute programs 0 and 1 sequentially. When program 1 is completed, the interrupt (INTADAPDA) is generated.
11. Motor Control Circuit (PMD: Programmable Motor Driver)

The TMPM370FYDFG/FYFG contains 2 channels programmable motor driver (PMD). The PMD of this product has newly added features of conduction output control and DC overvoltage detection to realize sensorless motor control and supports interaction with the AD converter.

Figure 11-1 Motor Control-related Block Constitution

11.1 PMD Input/Output Signals

The table below shows the signals that are input to and output from PMD.

Table 11-1 Input/Output Signals

11.2 PMD Circuit

Figure 11-2 Block diagram of PMD Circuit

The PMD circuit consists of two blocks of a wave generation circuit and a sync trigger generation circuit.

The wave generation circuit includes a pulse width modulation circuit, a conduction control circuit, a

protection control circuit, a dead time control circuit.

- The pulse width modulation circuit generates independent 3-phase PWM waveforms with the same PWM frequency.
- The conduction control circuit determines the output pattern for each of the upper and lower sides of the U, V and W phases.
- The protection control circuit controls emergency output stop by EMG input and OVV input.
- The dead time control circuit prevents a short circuit which may occur when the upper side and lower side are switched.
- The sync trigger generation circuit generates sync trigger signals to the AD converter.

The table below shows the registers related to the PMD.

11.3 PMD Registers

Note: Do not access to "Reserved" address.

11.3.1 PMDxMDEN(PMD Enable Register)

11.3.2 PMDxPORTMD(Port Output Mode Register)

Note 1: When <PWMEN>=0, output ports are set to High-z regardless of the output port setting.

Note 2: When an EMG input occurs, external port outputs are controlled depending on the PMDxEMGCR<EMGMD[1:0]> setting.

11.3.3 PMDxMODESEL (Mode Select Register)

TOSHIBA

11.3.4 Pulse Width Modulation Circuit

Figure 11-3 Pulse Width Modulation Circuit

The pulse width modulation circuit has a 16-bit PMD up-/down-counter and generates PWM carrier waveforms with a resolution of 12.5 nsec at 80 MHz. The PWM carrier waveform mode can be selected from mode 0 (edge-aligned PWM, sawtooth wave modulation) and mode 1 (center-aligned PWM, triangular wave modulation).

The PWM period extension mode (PMDxMDCR<PWMCK> = 1) is also available. When this mode is selected, the PWM counter generates PWM carrier waveforms with a resolution of 50 nsec.

1. Setting the PWM period

The PWM period is determined by the PMDxMDPRD register. This register is double-buffered. Comparator input is updated at every PWM period. It is also possible to update comparator input at every half PWM period.

2. Compare function

The pulse width modulation circuit compares the PWM compare registers of the 3 phases (PMDx-CMPU / V / W) and the carrier wave generated by the PWM counter (PMDxMDCNT) to determine which is larger to generate PWM waveforms with the desired duty.

The PWM compare register of each phase has a double-buffered compare register. The PWM compare register value is loaded at every PWM period (when the internal counter value matches the $\langle \text{MDPRD}[15:0] \rangle$ value).

It is also possible to update the compare register at every 0.5 PWM period.

Figure 11-4 PWM Waveforms

3. Waveform mode

Three-phase PWM waveforms can be generated in the following two modes:

1. 3-phase independent mode:

Each of the PWM compare registers for the three phases is set independently to generate independent PWM waveforms for each phase. This mode is used to generate drive waveforms such as sinusoidal waves.

2. 3-phase common mode:

Only the U-phase PWM compare register is set to generate identical PWM waveforms for all the three phases. This mode is used for rectangular wave drive of brushless DC motors.

4. Interrupt processing

The pulse width modulation circuit generates PWM interrupt requests in synchronization with PWM waveforms. The PWM interrupt period can be set to half a PWM period, one PWM period, two PWM periods or four PWM periods.

11.3.4.1 PMDxMDCR (PMD Control Register)

11.3.4.3 PMDxMDCNT(PWM Counter Register)

11.3.4.4 PMDxMDPRD(PWM Period Register)

Note: **Do not write to this register in byte units. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.**

11.3.4.5 PMDxCMPU (PWM Compare Registers of U Phase)

Note 1: **To load the second buffer with the value in the compare register updated via the bus, select the bus mode (default) by setting PMDxMODESEL<MDSEL> to 0.**

Note 2: **Do not write to these registers in byte units. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.**

11.3.4.6 PMDxCMPV (PWM Compare Registers of V Phase)

Note 1: **To load the second buffer with the value in the compare register updated via the bus, select the bus mode (default) by setting PMDxMODESEL to 0.**

Note 2: **Do not write to these registers in byte units. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.**

11.3.4.7 PMDxCMPW (PWM Compare Registers of W Phase)

Note 1: **To load the second buffer with the value in the compare register updated via the bus, select the bus mode (default) by setting PMDxMODESEL to 0.**

Note 2: **Do not write to these registers in byte units. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.**

11.3.5 Conduction Control Circuit

Figure 11-5 Conduction Control Circuit

The conduction control circuit performs output port control according to the settings made in the "PMDxM-DOUT". The PMDxMDOUT register bits are divided into two parts: settings for the synchronizing signal for port output and settings for port output. The latter part is double-buffered and update timing can be set as synchronous or asynchronous to PWM.

The output settings for six port lines are made independently for each of the upper and lower phases through the bits 10 to 8 of the PMDxMDPOT<POLH><POLL>register and bits 3 and 2 of the PMDxMDPOT register. In addition, bits 10 to 8 of the PMDxMDOUT register select PWM or High/Low output for each of the U, V and W phases. When PWM output is selected, PWM waveforms are output. When High/Low output is selected, output is fixed to either a High or Low level. Table 11-2 shows a summary of port outputs according to port output settings in the PMDxMDOUT register and polarity settings in the PMDxMDCR register.

11.3.5.1 PMDxMDPOT (PMD Output Setting Register)

Note: This field must be set while PMDxMDEN<PWMEN>=0.

11.3.5.2 PMDxMDOUT(PMD Output Control Register)

Note 1: **To load the second buffer of PWMx MDOUT with a value updated via the bus, select the bus mode (default) by setting PMDxMODESEL to 0.**

Note 2: **Do not write to this register in byte units. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.**

Table 11-2 Port Outputs according to the <UOC>, <VOC>, <WOC>, <UPWM>, <VPWM> and <WPWM> **Settings**

PMDxMDCR<SYNTMD>=0 PMDxMDCR<SYNTMD>=0

Polarity: Active high (PMDxMDPOT<POLH><POLL>="11") Polarity: Active low (PMDxMDPOT<POLH><POLL>="00")

PMDxMDCR<SYNTMD>=1 PMDxMDCR<SYNTMD>=1

Polarity: Active high (PMDxMDPOT<POLH><POLL>="11") Polarity: Active low (PMDxMDPOT<POLH><POLL>="00")

• Output Settings for One-Shunt MODE

One-Shunt can be supported by the following settings.

Table 11-3 Register Settings for One-Shunt

	Normal PWM center on	U-Phase PWM center off	V-Phase PWM center off	W-Phase PWM center off
CMPU	duty_U	<mdprd[15:0]>-duty_U</mdprd[15:0]>	duty_U	duty_U
CMPV	duty V	$duty_V$	<mdprd[15:0]>-duty_V</mdprd[15:0]>	$duty_V$
CMPW	duty_W	duty_W	duty_W	<mdprd[15:0]>-duty_W</mdprd[15:0]>
<uoc[1:0]></uoc[1:0]>	11	00	11	11
<voc[1:0]></voc[1:0]>	11	11	00	11
<woc[1:0]></woc[1:0]>	11	11	11	00

11.3.6 Protection Control Circuit

The protection control circuit consists of an EMG protection control circuit and an OVV protection control circuit.

11.3.6.1 EMG Protection Circuit

The EMG protection circuit consists of an EMG protection control unit and a port output disable unit. This circuit is activated when the EMG input becomes low.

The EMG protection circuit offers an emergency stop mechanism: when the EMG input is asserted (H→L), all six port outputs are immediately disabled (depending on the PMDxEMGCR<EMGMD> setting) and an EMG interrupt (INTEMG) is generated. <EMGMD> can be set to output a control signal that sets external output ports to High-z in case of an emergency.

A tool break also disables all six PWM output lines depending on the PMDxPORTMD<PORTMD> setting. When a tool break occurs, external output ports can be set to High-z through the setting of the PMDxEMGSTA<EMGST> register.

EMG protection is set through the EMG Control Register (PMDxEMGCR).

A read value of 1 in EMGSTA<EMGST> indicates that the EMG protection circuit is active. In this state, EMG protection can be released by setting all the port output lines inactive (PMDxMD-OUT<[10:8]><[5:0]>) and then setting EMGCR<EMGRS> to 1. To disable the EMG protection function, write "0x5A" and "0xA5" in this order to the EMGREL register and then clear EMGCR<EMGEN> to 0. (These three instructions must be executed consecutively.) While the EMG protection input is low, any attempt to release the EMG protection state is ignored. Before setting PMDxMGCR<EMGRS> to 1 to release EMG protection, make sure that PMDxEMGST<EMGI> is high.

The EMG protection circuit can be disabled only after the specified key codes ("0x5A", "0xA5") are written in the <EMGREL> register to prevent it from being inadvertently disabled.

Note: Initial procedure for EMG function

After reset, the EMG function is enabled but EMG pin is configured as a normal port. Therefore, as the EMG protection might be valid, release the EMG protection by the following procedure at the initial sequence.

- 1: Selects EMG function by PxFR register.
- 2: Reads PMDxEMGSTA<EMGI> to confirm it as "1".
- 3: Sets PMDxMDOUT<[10:8]>, <[5:0]> to "0" to make all ports in-active ("L" output).
- 4: Releases EMG protection by setting PMDxEMGCR<EMGRS> to "1".

If the EMG protection is to be disabled, continue the following procedure.

- 5: Writes the key codes to PMDxEMGREL (In order of "0x5A" and "0xA5")
- 6: Sets PMDxEMGCR<EMGEN> to "0" to disable the EMG protection.

11.3.6.2 PMDxEMGREL (EMG Release Register)

11.3.6.3 PMDxEMGCR (EMG Control Register)

11.3.6.4 PMDxEMGSTA (EMG Status Register)

11.3.6.5 OVV Protection Control Circuit (OVV Block)

The OVV protection control circuit consists of an OVV protection control unit and a port output disable unit. This circuit is activated when the OVV input port is asserted.

When the OVV input is asserted (H→L) for a specified period (set in OVVCR<OVVCNT>), the OVV protection circuit fixes the six port output lines in the conduction control circuit to high or low. At this time, an OVV interrupt (INTOVV) is generated.

It is possible to turn off only the upper or lower phases or all phases.

OVV protection is set through the "PMDxOVVCR". A read value of "1" in PMDxOVVSTA<OVVST> indicates that the OVV protection circuit is active.

The release of the OVV protection state is enabled by setting PMDxOVVCR<OVVRS> to "1". Then, OVV protection is automatically released after the OVV protection circuit completes its operation.

(The OVV protection state is not released while the OVV protection input is low. The state of this port input can be checked by reading PMDxOVVSTA<OVVI>.)

The OVV protection state is released in synchronization with the PWM period (when the PWM count matches the <MDPRD[15:0]> value. When 0.5 PWM period is selected, the release timing is when the PWM counter equals 1 or <MDPRD[15:0]>.). To disable the OVV protection function, write "0x5A" and "0xA5" in this order to the <EMGREL[7:0]> and then clear PMDxOVVCR<OVVEN> to 0. (These three instructions must be executed consecutively.)

The OVV protection circuit can be disabled only after the specified key codes ("0x5A", "0xA5") are written in the <**EMGREL**[7:0]> register to prevent it from being inadvertently disabled.

11.3.6.6 PMDxOVVCR (OVV Control Register)

TOSHIBA

11.3.6.7 PMDxOVVSTA (OVV Status Register)

11.3.7 Dead Time Circuit

Figure 11-7 Dead Time Circuit

The dead time circuit consists of a dead time unit and an output polarity switching unit.

For each of the U, V and W phases, the ON delay circuit introduces a delay (dead time) when the upper and lower phases are switched to prevent a short circuit. The dead time is set to the Dead Time Register (PMDxDTR<DTR[7:0]>)as an 8-bit value with a resolution of 100 ns at 80 MHz.

The output polarity switching circuit allows the polarity (active high or active low) of the upper and lower phases to be independently set through PMDxMDPOT<POLH> and <POLL>.

11.3.7.1 PMDxDTR (Dead Time Register)

Note: **Do not change <DTR[7:0]> register while PMDxMDEN<PWMEN>** = **1.**

11.3.8 Sync Trigger Generation Circuit

The sync trigger generation circuit generates trigger signals for starting ADC sampling in synchronization with PWM. The ADC trigger signal (PMDTRG) is generated by a match between PMDxMDCNT and PMDx-TRGCMP. The signal generation timing can be selected from up-count match, down-count match and up-/ down-count match. When the edge-aligned PWM mode is selected, the ADC trigger signal is generated on an up-count match. When PWM output is disabled (PMDxMDEN<PWMEN> = 0), trigger output is also disabled.

When the trigger select output mode is selected, the trigger output port is switched according to the PMDx-TRGSEL<TRGSEL> register setting or sector information from the Vector Engine.

11.3.8.1 PMDxTRGCMP0 (Trigger Compare Registers 0)

- Note 1: **To load the data in TRGCMP0 and TRGCMP1 to the second buffers, select the bus mode (default) by setting PMDxMODESEL<MDSEL> to "0".**
- Note 2: **Do not write to these registers in byte units. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.**
- Note 3: **When <TRGCMP0> is set to 0x0001, no trigger output is made only in the first cycle after PWM start (<PWMEN>** = **1).**

11.3.8.2 PMDxTRGCMP1 (Trigger Compare Registers1)

Note 1: **To load the data in TRGCMP0 and TRGCMP1 to the second buffers, select the bus mode (default) by setting MODESEL PMDxMODESEL<MDSEL> to 0.**

- Note 2: **Do not write to these registers in byte units. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.**
- Note 3: **When <TRGCMP1> is set to 0x0001, no trigger output is made only in the first cycle after PWM start (MDEN<PWMEN> = 1).**

11.3.8.3 PMDxTRGCMP2 (Trigger Compare Registers 2)

Note 1: **Do not write to these registers in byte units. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.**

Note 2: **When <TRGCMP2> is set to "0x0001", no trigger output is made only in the first cycle after** PWM start (MDEN<PWMEN> = "1").

11.3.8.4 PMDxTRGCMP3 (Trigger Compare Registers 3)

Note 1: **Do not write to these registers in byte units. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.**

Note 2: **When <TRGCMP3> is set to "0x0001", no trigger output is made only in the first cycle after PWM start (<PWMEN> = 1).**

Update Timing of the Trigger Compare Register (TRGCMPx)

The Trigger Compare Register (TRGCMPx) is double-buffered. The timing at which the data written to TRGCMPx is loaded to the second buffer depends on the setting of PMDxTRGCR<TRGxMD[2:0]>. When PMDxTRGCR<TRGxBE> is set to "1", data written to TRGCMPx is immediately loaded to the second buffer.

Table 11-4 TRGCMPx Buffer Update Timing according to Trigger Output Mode Setting

<trgxmd[2:0]> Setting</trgxmd[2:0]>	TBUFx Update Timing	
000: Trigger output disabled	Always updated	
001: Trigger output on down-count match	Updated when PWM counter equals MDPRD (PWM carrier peak)	
010: Trigger output on up-count match	Updated when PWM counter equals "1" (PWM carrier bottom)	
011: Trigger output on up-/down-count match	Updated when PWM counter equals "1" or MDPRD (PWM carrier peak/bottom)	
100: Trigger output at PWM carrier peak	Always updated	
101: Trigger output at PWM carrier bottom		
110: Trigger output at PWM carrier peak/bottom		
111: Trigger output disabled		

11.3.8.5 PMDxTRGCR (Trigger Control Register)

11.3.8.6 PMDxTRGMD (Trigger Output Mode Setting Register)

Table 11-5 Trigger Output Patterns

11.3.8.7 PMDxTRGSEL (Trigger Output Select Register)

12. Vector Engine (VE)

12.1 Overview

12.1.1 Features

The Vector Engine provides the following features:

1. Executes basic tasks for vector control (coordinate conversion, phase conversion and SIN/COScomputation).

Uses fixed-point format data.

- \rightarrow No need for software to manage the decimal point alignment.
- 2. Enables interface (output control, trigger generation, input processing) with the motor control circuit (PMD: Programmable Motor Driver) and AD converter (ADC).
	- Converts computation results from fixed-point format to data format usable in the PMD.
	- Generates timing data for interactive operation with the PMD and ADC.
	- Converts AD conversion results into fixed-point format.
- 3. Calculates current, voltage and rotation speed by using normalized values with respect to their maximum values in fixed-point format.
- 4. Implements PI control in current control.
- 5. Implements phase interpolation (integration of rotation speed).

Figure 12-1 Block Diagram of Vector Control

12.1.2 Key Specifications

- 1. Space vector conversion is used for 2-phase-to-3-phase conversion. Both 2-phase modulation and 3 phase modulation are supported.
- 2. ADC sampling timing can be generated for sensorless current detection. Current detection can be performed by the 1-shunt, 3-shunt and 2-sensor methods.
- 3. In current control, PI control is implemented independently for d-axis and q-axis. It is also possible to directly supply reference voltage information without using current control.
- 4. SIN/COS computations are performed with approximations using series values.
- 5. Phase information can be directly specified or computed from rotation speed by using phase interpolation.
- Note 1: For using the Vector Engine, the PMD must be set to the VE mode through the mode select register (PMDxMODESEL).
- Note 2: It is also necessary to make appropriate settings in the ADC (enabling trigger and selecting AIN and result registers to be used) for each synchronizing trigger from the PMD.

12.2 Configuration

Figure 12-2 shows the configuration of the Vector Engine.

Figure 12-2 Configuration of the Vector Engine

12.2.1 Interaction among Vector Engine, Motor Control Circuit and A/D Converter

The Vector Engine can control two motors by interacting with two channels of motor control circuit (PMD) and two units of AD converter (ADC). Channel 0 of the Vector Engine controls PMD channel 0, and channel 1 of the Vector Engine controls PMD channel 1.

As shown in Figure 12-3, the Vector Engine allows direct interaction with the PMD and ADC.

When the PMD0MODESEL register is set to the VE mode, the PMD channel 0 registers PMD0CMPU, PMD0CMPV, PMD0CMPW, PMD0MDOUT, PMD0TRGCMP0, PMD0TRGCMP1 and PMD0TRGSEL are switched to the Vector Engine registers VECMPU0, VECMPV0, VECMPW0, VEOUTCR0, VETRGCMP00, VETRGCMP10 and VETRGSEL0 respectively. Likewise, the PMD channel 1 registers are switched to Vector Engine registers VECMPU1, VECMPV1, VECMPW1, VEOUTCR1, VETRGCMP01, VETRGCMP11 and VETRGSEL1. In this case, these registers can only be controlled from the Vector Engine, and cannot be written from the PMD. Other PMD registers have no read/write restrictions.

The ADC unit A registers ADAREG0, ADAREG1, ADAREG2, ADAREG3 and ADABPSETn<UVWISn0[1:0]>, <UVWISn1[1:0]>, <UVWISn2[1:0]>, <UVWISn3[1:0]> which are read into the Vector Engine as the Vector Engine registers VEADREG0A, VEADREG1A, VEADREG2A, VEADREG3A, VEPHNUM0A, VEPNNUM1A, VEPHNUM2A and VEPHNUM3A respectively. (These registers cannot be accessed from the CPU.) Likewise, the ADC unit B registers are read into the Vector Engine as the Vector Engine registers VEADREG0B, VEADREG1B, VEADREG2B, VEADREG3B, VEPHNUM0B, VEPHNUM1B, VEPHNUM2B and VEPHNUM3B. (These registers cannot be accessed from the CPU.) These ADC registers can be written and read from the ADC.

Figure 12-3 Interaction among Vector Engine, PMD and ADC

12.3 List of Registers

The Vector Engine registers are divided into the following three types:

• VE control registers

Vector Engine control registers and temporary registers

• Common registers

Registers common to both channels

• Channel-specific registers

Computation data and control registers for each channel

12.3.1 List of Registers

Common Registers

Channel-Specific Registers for Channel 0

Channel-Specific Registers for Channel 0

Channel-Specific Registers for Channel 1

Channel-Specific Registers for Channel 1

Note 1: Maximum speed: Maximum rotation speed [Hz] that can be controlled or operated.

Note 2: Maximum current:(Phase current value [A] which corresponds to 1 LSB of AD converter) \times 2¹¹

Note 3: Maximum voltage: (Supply voltage (VDC) value [V] which corresponds to 1 LSB of AD conveter)× 2¹² Note 4: AD conversion results are stored in the upper 12 bits of each 16-bit register.

TOSHIBA

12.3.2 VE Control Registers

12.3.2.1 VEEN (VE enable/disable register)

12.3.2.2 VECPURUNTRG (CPU start trigger selection register)

Note 1: When "1" is written to these bits, it is cleared in the next cycle. These bits always read as 0.

Note 2: The task to be performed is determined by the settings of the VEACTSCH and VETASKAPP registers.

Note 3: If a channel under executing will be restarted, it must be terminated by VECOMPEND register before a start command executed.

12.3.2.3 VETASKAPP(Task selection register)

Note: Only those tasks that are included in schedules can be specified.

12.3.2.4 VEACTSCH (Operation schedule selection register)

12.3.2.5 VEREPTIME (Schedule repeat count)

Note: When "0" is set, no schedule is executed.

12.3.2.6 VETRGMODE (Start trigger mode)

12.3.2.7 VEERRINTEN (Error interrupt enable/disable)

12.3.2.8 VECOMPEND (VE forced termination)

Note: When "1" is written to these bits, it is cleared in the next cycle. These bits always read as "0".

12.3.2.9 VEERRDET (Error detection)

Note 1: The error flags are set when a PWM interrupt is detected during execution of a schedule (excluding standby periods waiting for a start trigger).

Note 2: The error flags are cleared by a read of this register.

12.3.2.10VESCHTASKRUN (Schedule executing flag/executing task)

12.3.2.11VETMPREG0 (Temporary register 0)

12.3.2.12VETMPREG1 (Temporary register 1)

12.3.2.13VETMPREG2 (Temporary register 2)

12.3.2.14VETMPREG3 (Temporary register 3)

12.3.2.15VETMPREG4 (Temporary register 4)

12.3.2.16VETMPREG5 (Temporary register 5)

12.3.3 Common Registers

12.3.3.1 VETADC (Common ADC conversion time)

TOSHIBA

12.3.4 Channel-Specific Registers(x=0 to 1)

12.3.4.1 VEMODEx (Task control mode Registers)

12.3.4.2 VEFMODEx(Flow control Register)

Note: When the 1-shunt mode is used, the acceptable PMDTRG is as follows.

12.3.4.3 VETPWMx(PWM period rate control Register)

12.3.4.4 VEOMEGAx(Rotation speed control Register)

12.3.4.5 VETHETAx(Motor phase control Register)

12.3.4.6 VECOSx/VESINx/VECOSMx/VESINMx

VESINx (Sine value at THETA for output conversion (Q15 data))

VECOSMx (Previous cosine value for input processing (Q15 data))

VESINMx (Previous sine value for input processing (Q15 data))

12.3.4.7 VEIDREFx/VEIQREFx(dq Current Reference Registers)

VEIDREFx

TOSHIBA

12.3.4.8 VEVDx/VEVQx(d-axis/q-axis Voltage Registers)

VEVDx

12.3.4.9 VECIDKIx/VECIDKPx/VEVCIQKIx/VECIQKPx(PI Control Coefficient Registers)

VECIDKIx

VEVCIQKIx

VECIQKPx

12.3.4.10VEVDIHx/VEVDILHx/VEVQIHx/VEVQILHx(PI Control Integral Term Registers)

Note: 64-bit fixed-point data with 63 fractional bits (-1.0 to 1.0)

VEVQIHx

VEVQILHx

Note: 64-bit fixed-point data with 63 fractional bits (-1.0 to 1.0)

12.3.4.11VEMCTLFx(Status flags Register)

12.3.4.12VEFPWMCHGx(Switching speed (for 2-phase modulation and shift PWM))

12.3.4.13VEMDPRDx(PWM period control Register)

12.3.4.14VEMINPLSx(Minimum pulse width)

12.3.4.15VESECTORx/VESECTORMx(Sector information Register)

VESECTORx

VESECTORMx

12.3.4.16VEIAOx/VEIBOx/VEICOx(Zero-Current Registers)

VEIAOx

VEIBOx

VEICOx

Note 1: When the zero-current detection is enabled, AD conversion results are automatically stored to these registers.

Note 2: AD conversion results are stored in the 15-4 bits, with the 3-0 bits always "0".

12.3.4.17VEIAADCx/VEIBADCx/VEICADCx(Current ADC Result Registers)

VEIAADCx

VEICADCx

Note: AD conversion results are stored in the 15-4 bits, with the 3-0 bits always "0".

12.3.4.18VEVDCx(Supply Voltage Register)

TOSHIBA

12.3.4.19VEIDx/VEIQx(d-axis/q-axis Current Registers)

VEIDx

12.3.4.20VECMPUx / VECMPVx/ VECMPWx(PWM Duty Register)

VECMPUx

VECMPVx

VECMPWx

12.3.4.21VEOUTCRx(6-Phase Output Control Register)

Output control of U,V and W-phase of PMD is shown below. (The table shows only those combinations that are used in the VE.)

<VPWM>,<VOC> PMD setting: Output control of V-phase (VO,YO)

<WPWM>,<WOC> PMD setting: Output control of W-phase (WO,ZO)

12.3.4.22VETRGCRCx(Synchronizing trigger correction value Register)

12.3.4.23VETRGCMP0x/VETRGCMP1x(Trigger timing setting Register)

VETRGCMP0x

VETRGCMP1x

- Note 1: These registers are effective when one of the following PMD trigger modes is selected: count-down match, count-up match, count-up/-down match.
- Note 2: These registers are ineffective when the PMD trigger output mode is set to trigger select output (PMDxTRGMD<TRGOUT>=1).

12.3.4.24VETRGSELx(Synchronizing trigger selection Register)

12.4 Description of Operations

12.4.1 Schedule Management

Figure 12-4 shows a flowchart for motor control. The Vector Engine makes state transitions according to the schedule and mode settings which are programmed through the relevant registers.

Figure 12-4 Example of Motor Control Flow

12.4.1.1 Schedule Control

The VEACTSCH register is used to select the schedule to be executed.

A schedule is comprised of an output schedule handling output-related tasks and an input schedule handling input-related tasks. Table 12-1 shows the tasks that are executed in each schedule.

The VEMODE register is used to enable or disable phase interpolation, control output operation, and enable or disable zero-current detection as appropriate for each step of the motor control flow (see Table 12-2).

Table 12-1 Tasks To Be Executed in Each Schedule

	Output Schedule						Input Schedule		
Schedule Selection VEACTSCH	Current control	SIN/COS computation	Output coordinate axis conversion	Output phase conversion	Output control	Trigger generation	Input processing	Input phase conversion	Input coordinate axis conversion
0 : Individual execu- tion	(Note1)	(Note1)	(Note1)	(Note1)	(Note1)	(Note1)	(Note1)	(Note1)	(Note1)
: Schedule 1	\circ	o (Note2)	\mathbf{o}	\mathbf{o}	o (Note3)	\mathbf{o}	o(Note4)	\mathbf{o}	\circ
4 : Schedule 4		o (Note2)	\mathbf{o}	\mathbf{o}	o(Note3)	\mathbf{o}	o (Note4)	\circ	\circ
9: Schedule 9					o (Note3)	\mathbf{o}	o(Note4)	٠	

Note 1: Each task is executed only when it is specified.

Note 2: Phase interpolation.

Note 3: Output OFF: <EMGRS>

Note 4: Task operation to be switched by zero-current detection.

Register Setting	Schedule selection VEACTSCH	Task specification VETASKAPP	Phase interpolation VEMODE	Output control VEMODE	Zero-current detec- tion VEMODE
Motor Control Flow	<vactn[3:0]></vactn[3:0]>	<vtaskn[3:0]></vtaskn[3:0]>	<pvien></pvien>	<ocrmd[1:0]></ocrmd[1:0]>	$<$ ZIEN $>$
Stop	9	0	x	00	Ω
Initial input	9	Ω	x	00	
Positioning		5	$\mathbf 0$	01	Ω
Forced commutation		5		01	Ω
Speed control by current feedback		5		01	0
Brake	4	6	$\mathbf 0$	01	Ω
EMG return	9	Ω	X	11	∩

Table 12-2 Typical Setting Example

An output schedule begins executing by the VECPURUNTRG command. When all output-related tasks are completed, the Vector Engine enters a standby state and waits for a start trigger for input-related tasks. At this time, schedules of the other channel can be executed.

An input schedule begins executing by a start trigger. When all input-related tasks are completed, the Vector Engine generates an interrupt to the CPU and enters a halt state. However, if the schedule has its repeat count (VEREPTIME) set to "2" or more, an interrupt is not generated until the schedule is executed the specified number of times.

12.4.1.2 Start Control

Enable the Vector Engine with the VEEN register. Specify a schedule (VEACTSCH register), task to be executed (VETASKAPP register) and repeat count (VEREPTIME register).

A schedule of the Vector Engine is comprised of an output schedule and an input schedule. Typically, the Vector Engine executes an output schedule first, enters a standby state, and then starts executing an input schedule by a start trigger.

- An output schedule is started:
	- 1. By the VECPURUNTRG command. In this case, the task specified in the VETASKAPP register is executed.
	- 2. On a repeat start (when VEREPTIME \geq 2) after the corresponding input schedule is completed.
- An input schedule is started:
	- 1. By a start trigger (selected in the VETRGMODE register) after the corresponding output schedule is completed.
	- 2. By the VECPURUNTRG command. In this case, the task specified in the VETASKAPP register is executed.

12.4.2 Summary of Tasks

Table 12-3 gives a summary of tasks executed in output and input schedules.

When each task is to be executed individually or specified as a startup task, use the task number shown in this table.

Task		Task Description	Task Number
Current control		Controls dq currents	5
	SIN/COS computa- tion	Performs sine/cosine computation and- phase interpolation.	6
Output schedule	Output coordinate axis conversion	Converts dq coordinates to $\alpha\beta$ coordinates.	7
	Output phase con- version	Converts 2-phase to 3-phase.	8
	Output control	Converts data to PMD setting format. Switches PWM shift.	Ω
	Trigger generation	Generates synchronization trigger timing.	1
	Input processing	Captures AD conversion results and con- verts them into fixed-point format.	2
Input schedule	Input phase conver- sion	Converts 3-phase to 2-phase.	3
	Input coordinate axis conversion	Converts $\alpha\beta$ coordinates to dq coordinates.	4

Table 12-3 List of Tasks

12.4.2.1 Current Control

The current control unit is comprised of a PI control unit for d-axis and a PI control unit for q-axis, and calculates d-axis and q-axis voltages.

1. PI control of d-axis current

<Equations>

[∆] ID = VEIDREFx − <ID[31:0]> : Difference between current reference value and current feedback

VEVDx = VECIDKPx × ∆ ID + VDIx : Voltage calculation using proportional term

2. PI control of q-axis current

<Equations>

[∆] IQ = VEIQREFx − <IQ[31:0]> : Difference between current reference value and current feedback

VQIx = VECIQKIx $\times \Delta$ IQ + VQIx : Integral term computation

VEVQx = VECIQKPx × ∆ IQ + VQIx : Voltage calculation using proportional term

12.4.2.2 SIN/COS Computation

The SIN/COS computation unit is comprised of a phase interpolation unit and a SIN/COS computation unit.

Phase interpolation calculates the rotation speed by integrating with the PWM period. It is executed only when phase interpolation is enabled.

1. Phase interpolation

<Equations>

VETHETAx = VEOMEGAx × VETPWMx + VETHETAx

: Integration of rotation speed. Only when phase interpolation is enabled.

2. SIN/COS computation

<Equations>

VESINMx = VESINx : Saves previous value (for input processing). VECOSMx = VECOSx : Saves previous value (for input processing). $VESINx = sin (VETHETAx × π)$: SIN/COS computation $VECOSx = \sin ((VETHETA + 1/4) \times \pi)$: SIN/COS computation

12.4.2.3 Output Voltage Conversion (Coordinate axis Conversion/Phase Conversion)

Output voltage conversion is comprised of dq-to-αβ coordinate axis conversion and 2-phase-to-3-phase conversion.

The dq-to- $\alpha\beta$ coordinate axis conversion calculates V α , V β from Vd, Vq in SIN and COS.

The 2-phase-to-3-phase conversion performs segmentation by using $V\alpha$ and $V\beta$ and performs space vector conversion to calculate Va, Vb and Vc.

For the 2-phase-to-3-phase conversion, either 2-phase modulation or 3-phase modulation can be selected.

1. dq-to-αβ coordinate conversion

<Equations>

- 2. 2-phase-to-3-phase conversion (space vector conversion)
	- a. Segmentation

<Equations>

b. 3-phase voltage calculation (when 3-phase modulation is selected and <SECTOR[3:0]>=0)

<Equations>

12.4.2.4 Output Control

The output control unit converts 3-phase voltage values into PWM setting format (VECMPUx, VEC-MPVx and VECMPWx), and sets the VEOUTCRx register to control output operation.

When 1-shunt current detection and 2-phase modulation are selected and PWM is enabled, if the rotation speed is slower than the PWM shift switching reference value, output is switched to shift PWM output.

12.4.2.5 Trigger Generation

The trigger generation unit calculates the trigger timing from the PWM setting values (VECMPUx, VECMPV and VECMPW) as appropriate to the current detection method, and sets the VETRGCMP0x and VETRGCMP1x registers.

12.4.2.6 Input Processing

The input processing unit saves segmented 3-phase current conversion results, and converts the current and voltage conversion results into fixed-point data. It saves zero-current conversion results in the initial input processing.

12.4.2.7 Input Current Conversion (Phase Conversion/Coordinate axis Conversion)

Input current conversion is comprised of 3-phase-to-2-phase conversion and αβ-to-dq coordinate axis conversion.

The 3-phase-to-2-phase conversion calculates I α and I β from la, lb and lc.

The $\alpha\beta$ -to-dq coordinate axis conversion calculates ld and lq from Id and Iq from I α , I β , VESINM and VECOSM.

1. 3-phase-to-2-phase conversion

<Equations>

```
VETMPREG3 = VETMPREG0 : Calculates I\alpha.
VETMPREG4 = 1 ÷ SQR( 3 ) × VETMPREG1 − 1 ÷ SQR( 3 ) × VETMPREG2 : Calculates Iβ
```


2. αβ-to-dq coordinate conversion

<Equations>

```
VEIDx = VECOSMx \times VETMPREG3 + VESINMx \times VETMPREG4 : Calculates Id.
VEIQx = − VESINMx × VETMPREG3 + VECOSMx × VETMPREG4 : Calculates Iq.
```


12.5 Combinations of VE Channel, ADC Unit and PMD Channel

By the use channel of a vector engine, the combination of PMD and ADC which can be used has restriction.

The combination used also by current detection selection and use ADC unit selection changes.

Table 12-4 Combination of VE and PMD

Vector Enginet	PMD
Channel 0	Channel 0
Channel 1	Channel 1

Table 12-5 Combination of VE and ADC

Note 1: Specifying the phase information to the register is necessary. However the AD conversion result of its register is not used for calculation.

Note 2: Please do not use the combination of VE and ADC which is not allowed in the table.
TOSHIBA

13. Encoder Input Circuit (ENC)

13.1 Outline

The encoder input circuit supports four operation modes including encoder mode, sensor mode (two types) and timer mode. And the functions are as follows:

- Supports incremental encoders and Hall sensor ICs. (signals of Hall sensor IC can be input directly)
- 24-bit general-purpose timer mode
- Multiply-by-4 (multiply-by-6) circuit
- Rotational direction detection circuit
- 24-bit counter
- Comparator enable/disable
- Interrupt request output:1
- Digital noise filters for input signals

13.2 Differences between channels

The TMPM370FYDFG/FYFG has a two-channel incremental encoder interface (ENC0 and ENC1), which can obtain the absolute position of the motor, based on input signals from the incremental encoder.

These channels operate identical except the differences in below.

Channel		Encoder input		
	A-phase	B-phase	Z-phase	interrupt
Channel ₀	PD0 / ENCA0	PD1 / ENCB0	PD2 / ENCZ0	INTENCO
Channel1	PF2/ENCA1	PF3 / ENCB1	PF4 / ENCZ1	INTENC1

Table 13-1 Differences between channels

13.3 Block Diagram

Figure 13-1 Block diagram of encoder input circuit

13.4 Registers

13.4.1 List of Registers

The following is control registers and addresses of encoder input circuit.

13.4.2 ENxTNCR(Encoder Input Control Register)

TOSHIBA

Note 1: In the encoder mode or timer mode, <P3EN> must be set to "0". Note 2: If changing the mode, first read the flag to clear.

The operation mode has eight modes specified with<MODE[1:0]>, <P3EN> and <ZEN>.

The operation mode settings are as follows:

The following is the status of <ENRUN> and corresponding signals.

13.4.3 ENxRELOAD(Encoder Counter Reload Register)

The RELOAD register is only used in Encoder mode.

13.4.4 ENxINT(Encoder Compare Register)

<INT[23:16]> is used only in Sensor mode (timer count) and Timer mode.

13.4.5 ENxCNT (Encoder Counter)

<CNT[23:16]> is used only in the sensor mode (Timer counting) or timer mode. In the encoder mode or sensor mode (event counting), always reads as "0".

13.5 Operational Description

13.5.1 Encoder mode

The high-speed position sensor determines the phase input from the AB encoder and the ABZ encoder.

- Event detection (rotation pulse) \rightarrow interrupt generation
- Event count → match detection interrupt generation (measures the amount of transferring)
- Detects rotation direction
- Up/down-count (changeable in operation)
- Settable counter cycle

13.5.2 Sensor mode

The low-speed position sensor determines (zero-cross determination) the phase input from UV Hall sensor and UVW Hall sensor.

There are two kinds of sensor modes such as event count mode and timer count mode (counts with fsys).

13.5.2.1 Event Count Mode

- Event detection (rotation pulse) \rightarrow interrupt generation
- Event count \rightarrow match interrupt occurs (measuring the amount of transfer)
- Rotation direction detection

13.5.2.2 Timer count mode

- Event detection (rotation pulse) \rightarrow interrupt generation
- Timer count
- Rotation direction detection
- Capture function \rightarrow event capture (measures event intervals) \rightarrow interrupt generation

software capture

- Abnormal detection time error (timer compare) \rightarrow match detection interrupt generation
- Reverse detection error \rightarrow error flag caused by changing rotation direction

13.5.3 Timer mode

This mode can be used as a general-purpose 24-bit timer.

- 24-bit up counter
- Counter clear control (software clear, timer clear, external trigger and free-run count)
- Compare function → match detection interrupt generation
- Capture function \rightarrow external trigger capture \rightarrow interrupt generation

software capture

13.6 Function

13.6.1 Mode operation outline

13.6.1.1 Encoder mode

1. If $\langle \text{ZEN}\rangle = 1$ ($\langle \text{RELOAD}\rangle = 0x0380$, $\langle \text{ENOINT}\rangle = 0x0002$)

2. If $\langle \text{ZEN}\rangle = 0$ ($\langle \text{RELOAD}\rangle = 0x0380$, $\langle \text{ENOINT}\rangle = 0x0002$)

- The incremental encoder inputs of the MCU should be connected to the A, B and Z channels. The encoder counter counts pulses of ENCLK, which is multiplied by 4 clock derived from the decoded A and B quadrature signals.
- During CW rotation (i.e., A has the 90-degree phase lead to B), the encoder counter counts up; when it has reached to the value of <RELOAD>, it wraps around to "0" on the next ENCLK.
- During CCW rotation (i.e., A has the 90-degree phase lag to B), the encoder counter counts down; when it has reached to "0x0000", it is reloaded with the value of <RELOAD> on the next ENCLK.
- Additionally, when $\langle \text{ZEN} \rangle = "1"$, the encoder counter is cleared to "0" on the rising edge of Z during CW rotation and on the falling edge of Z during CCW rotation (at the internal Z_Detected timing). If the ENCLK edge matches Z edge, the encoder counter is cleared to "0" without incrementing or decrementing.
- When \leq ENCLR $>$ is set to 1, the encoder counter is cleared to "0".
- <UD> is set to 1 during CW rotation and cleared to "0" during CCW rotation.
- TIMPLS, which is derived by dividing ENCLK by a programmed factor, can be driven out externally.
- If <CMPEN> is set to 1, an interrupt is generated when the value of the encoder counter has reached to the value of \langle EN0INT \rangle . When \langle ZEN \rangle = "1", however, an interrupt does not occur while $\langle \text{ZDET} \rangle = "0".$
- When <ZDET> and <UD> are set to "0", <ENRUN> is cleared to "0".

13.6.1.2 Sensor mode (event count)

- fsys **Management of the management of the** <u>U 1999 - An Denemaan Denemaan Den beranden behandels om de namne de stad om den beste format de stad om de st</u> Encorder input U Encorder input V Encorder input W Encorder pulse ENxCLK dir Rotation direction CW direction CCW direction Count clea TIMPLS (Divide by 2) Encorder counter FFFC FFFD FFFE $0 \mid 1 \mid 2 \mid 3$ $2 \mid 1 \mid 0$ FFFF FFFE FFFD FFFC FFFB Interrupt request INTENxC0
- 1. If $\langle P3EN \rangle = 1 (\langle EN0INT \rangle = 0x0002)$

2. If $\langle P3EN \rangle = 0$ ($\langle EN0INT \rangle = 0x0002$)

- The Hall sensor inputs of the MCU should be connected to the U, V and W channels. The encoder counter counts the pulses of ENCLK, which is either multiplied by 4 clock (when $\langle P3EN \rangle =$ "0") derived from the decoded U and V signals or multiplied by 6 clock (when $\langle P3EN \rangle =$ "1") derived from the decoded U, V and W signals.
- During CW rotation (i.e., U channel has the 90-degree phase lead to V channel; V channel has the 90-degree phase lead to W channel), the encoder counter counts up; when it has reached to "0xFFFF", it wraps around to "0" on the next ENCLK.
- During CCW rotation (i.e., U channel has the 90-degree phase lag to V channel; V channel has the 90-degree phase lag to W), the encoder counter counts down; when it has reached to "0x0000", it wraps around to "0xFFFF" on the next ENCLK.
- When <ENCLR> is set to 1, the internal counter is cleared to "0".
- <UD> is set to 1 during CW rotation and cleared to "0" during CCW rotation.
- TIMPLS, which is derived by dividing ENCLK by a programmed factor, can be driven out externally.
- If <CMPEN> is set to 1, an interrupt is generated when the value of the internal counter has reached to the value of <EN0INT>.
- When <UD> and <ENRUN> are set to "0", <UD> is cleared to "0".

13.6.1.3 Sensor mode (Timer count)

1. If $\langle P3EN \rangle = 1$ ($\langle EN0INT \rangle = 0x0002$)

2. If $\langle P3EN \rangle = 0$ ($\langle EN0INT \rangle = 0x0002$)

- In Sensor Timer Count mode, the Hall sensor inputs of the MCU should be connected to the U, V and W channels. The encoder counter measures the interval between two contiguous pulses of ENCLK, which is either multiplied by 4 clock (when $\langle P3EN \rangle =$ "0") derived from the decoded U and V signals or multiplied by 6 clock (when <P3EN> = "1") derived from the decoded U, V and W signals.
- The encoder counter always counts up; it is cleared to "0" on ENCLK. When the encoder counter has reached to "0xFFFFFF", it wraps around to "0".
- When <ENCLR> is set to 1, the encoder counter is cleared to "0".
- ENCLK captures the value of the encoder counter into the EN0CNT register. The captured counter value can be read out of EN0CNT.
- Setting the software capture bit, <SFTCAP>, to 1 causes the value of the encoder counter to be captured into the ENCNT register. This capture operation can be performed at any time. The captured counter value can be read out of ENCNT.
- <UD> is set to 1 during CW rotation and cleared to "0" during CCW rotation.
- If <CMPEN> is set to 1, an interrupt is generated when the value of the encoder counter has reached to the value of <EN0INT>.
- When <ENRUN> is set to "0", <UD> is cleared to "0".
- <REVERR> is set to 1 when the rotation direction has changed. This bit is cleared to "0" on a read.
- The value of the ENCNT register (the captured value) is retained, regardless of the value of <ENRUN>. The ENCNT register is only cleared by a reset.

13.6.1.4 Timer mode

1. If $\langle ZEN \rangle = 1$ ($\langle ENOINT \rangle = 0x0006$)

• When $\langle \angle ZEN \rangle =$ "1", the Z input pin is used as an external trigger. When $\langle \angle ZEN \rangle =$ "0", no external input is used to trigger the timer.

- The encoder counter always counts up. If $\langle \text{ZEN} \rangle =$ "1", the counter is cleared to "0" on the rising edge of Z when $\langle \text{ZESEL}\rangle$ is set to "0" and a falling edge when $\langle \text{ZESEL}\rangle$ is set to "1". When the encoder counter has reached to "0xFFFFFF", it wraps around to "0".
- When <ENCLR> is set to 1, the encoder counter is cleared to "0".
- Z-Detected causes the value of the encoder counter to be captured into the ENCNT register. The captured counter value can be read out of ENCNT.
- Setting the software capture bit, <SFTCAP>, to 1 causes the value of the encoder counter to be captured into the ENCNT register. This capture operation can be performed at any time. The captured counter value can be read out of ENCNT.
- <UD> is set to 1 during CW rotation and cleared to "0" during CCW rotation.
- If <CMPEN> is set to 1, an interrupt is generated when the value of the encoder counter has reached to the value of <ENINT>.
- When <ENRUN> is set to "0", <UD> is cleared to "0".
- The value of the ENCNT register (the captured value) is retained, regardless of the value of <ENRUN>. The ENCNT register is only cleared by a reset.

13.6.2 Counter and interrupt generate operation when <CMPEN> = 1

13.6.2.1 Encoder mode

13.6.2.2 Sensor mode (event count)

13.6.2.3 Sensor mode (Timer count)

13.6.2.4 Timer mode

13.6.3 Counter and interrupt generate operation when <CMPEN> = 0

13.6.3.1 Encoder mode

13.6.3.2 Sensor mode (event count)

<ENDEV>="000"

13.6.3.3 Sensor mode (Timer count)

13.6.3.4 Timer mode

13.6.4 Encoder rotation direction

This circuit determines a phase either A-, B- or Z-phase.

It is used as 2-phase input (A,B) and 3-phase input (A,B,Z) in common. When 3-phase input is used, set $<$ P3EN> = "1".

13.6.5 Counter Circuit

The counter circuit has a 24-bit up/down counter.

13.6.5.1 Operation Description

Depending on the operation modes, counting, clearing and reloading operation are controlled as described in Table 13-2.

Table 13-2 Counter control

Mode <mode[1:0]></mode[1:0]>	<zen></zen>	$<$ P3EN $>$	Input pin	Count	Opera- tion	Counter clear condi- tion	Counter reload condition	Operational range of counter (Reload value)	
Encoder mode 00	0 1	$\pmb{0}$	A, B		UP	$[1]$ < ENCLR > = 1 WR [2] Matches with <reload></reload>		0x0000 to RELOAD>	
					DOWN	$[1]$ < ENCLR > = 1 WR	[1] Matches with 0x0000		
			A,B,Z	Encoder pulse (ENCLK)	UP	$[1]$ < ENCLR > = 1 WR [2] Matches with <reload> [3] Z-trigger</reload>			
					DOWN	$[1]$ < ENCLR > = 1 WR	[1] Matches with 0x0000		
Sensor mode (event count) 01	$\pmb{0}$	$\mathbf 0$	U,V		UP	$[1]$ < ENCLR > = 1 WR [2] Matches with 0xFFFF			
					DOWN	$[1]$ < ENCLR > = 1 WR	[1] Matches with 0x0000	0x0000 to	
		1	U, V, W		UP	$[1]$ < ENCLR > = 1 WR [2] Matches with 0xFFFF		0xFFFF	
					DOWN	$[1]$ <enclr> = 1 WR</enclr>	[1] Matches with 0x0000		
Sensor mode (Timer count) 10	$\pmb{0}$	0	U,V		UP	$[1]$ < ENCLR > = 1 WR [2] Matches with 0xFFFFFF		0x000000 to	
		$\mathbf{1}$	U, V, W		UP	[3] Encoder pulse (ENCLK)		0xFFFFFF	
Timer mode 11	0			fsys	UP	$[1]$ < ENCLR > = 1 WR [2] Matches with 0xFFFFFFF [3] Matches with <en0int></en0int>			
	$\mathbf{1}$	\times	Z		UP	$[1]$ < ENCLR > = 1 WR [2] Matches with 0xFFFFFF [3] Matches with <en0int> [4] Z-trigger</en0int>		0x000000 to 0xFFFFFFF	

Note: The counter value is not cleared by writing "0" to <ENRUN>. If <ENRUN> = "1" is set again, the counter restarts from the counter value which has stopped. If clear the counter value, write "1" to <ENCLR> to execute software clear.

13.6.6 Interrupt

The interrupt consists of four interrupts including Event (divide pulse and capture), Abnormal detecting time, Timer compare and Capture interrupts.

13.6.6.1 Operational Description

When \langle INTEN \rangle = "1" is set, interrupts occurs by counter value and encoder pulses.

Interrupt factor setting consists of six kinds setting with operation modes and the setting of <CMPEN> and <ZEN>.Table 13-3 shows interrupt factors.

Table 13-3 Interrupt factors

	Interrupt factor	Description	Mode	Interrupt output	Status flag
1	Event count interrupt	When \leq CMPEN $>$ = 1, the encoder counter counts events (encoder pulses). When it has reached to the value programmed in <en0int>, an interrupt occurs.</en0int>	Encoder mode and	\langle INTEN $>$ = 1 and $<$ CMPEN $>$ = 1	$<$ CMP $>$
\mathfrak{p}	Event interrupt (divide pulse)	An interrupt occurs on each divided clock pulse (1 to 128 divide), which is derived by dividing the encoder pulse by a factor programmed in <endev>.</endev>	Sensor mode (event count)	\langle INTEN $>$ = 1	Not available
3	Event interrupt (capture interrupt)	An interrupt occurs to indicate that an event (encoder pulse) has occurred, causing the counter value to be cap- tured on the rotation pulse timing.		\langle INTEN $>$ = 1	Not available
$\overline{4}$	Abnormal detection time error interrupt	When < $CMPEN$ = 1, the ENC uses a counter that counts up with fsys and is cleared by an event (encoder pulse). If no event occurs for a period of time programmed in <en0int>, an inter- rupt occurs.</en0int>	Sensor mode (Timer count)	ϵ INTFN $>$ = 1 and $<$ CMPEN $>$ = 1	$<$ CMP
5	Timer compare interrupt	When \leq CMPEN $>$ = 1, an interrupt occurs when the timer has reached to the value programmed in <en0int>.</en0int>	Timer mode	ϵ INTFN $>$ = 1 and $<$ CMPEN $>$ = 1	$<$ CMP $>$
6	Capture interrupt	An interrupt occurs when the counter value has been captured on an exter- nal trigger (Z input).		\langle INTEN $>$ = 1	Not available

In Sensor Timer Count mode and Timer mode, the value of the encoder counter can be captured into the ENCNT register.

The captured counter value can be read out of the ENCNT register.

In Sensor Timer Count mode, the value of the encoder counter is captured into the ENCNT register upon occurrence of an event (encoder pulse). The counter value can also be captured by writing a 1 to <SFTCAP> by software.

In Timer mode, the counter value can be captured by writing a 1 to <SFTCAP> by software. If <ZEN> is set to 1, the counter value can also be captured by an edge of the Z signal input selected according to <ZESEL> by external trigger.

14. Power-on Reset Circuit (POR)

The power-on reset circuit generates a reset when the power is turned on. When the supply voltage is lower than the detection voltage of the power-on reset circuit, a power-on reset signal is generated.

14.1 Configuration

The power-on reset circuit consists of a reference voltage generation circuit, a comparator and a power-on counter.

The supply voltage divided by ladder resistor is compared with the voltage generated by the reference voltage generation circuit by the comparator.

14.2 Function

When power supply voltage goes on, if the supply voltage is equal to or lower than the releasing voltage of the power-on reset circuit, a power-on reset signal is generated. If the power supply voltage exceeds the releasing voltage of the power-on reset circuit, power-on counter is activated and $2^{15}/f_{\text{osc2}}(s)$ later, a power-on reset signal is released.

When power supply voltage goes down, if the supply voltage is equal to or lower than the detecting voltage of the power-on reset circuit, a power-on reset signal is generated.

During the generation of power-on reset, the power-on counter circuit, the CPU and peripheral circuits are reset.

When the power-on reset circuit is activated without an external reset input signal, the supply voltage should be increased to the recommended operating voltage range (Note) within 3ms from the detection of the releasing voltage of the power-on reset circuit. If the supply voltage does not reach the range, the TMPM370 cannot operate properly.

(Note) When the supply voltage rises, until the supply voltage (at RVDD5 pin) reach the recommended operating voltage range (4.5V through 5.5V) and 200µs passes by, the following condition should be satisfied; Port L (PL0 and PL1) is opened or the input voltage is within 0.5 volts.

- Note 1: The power-on reset circuit may operate improperly, depending on fluctuations in the supply voltage. Refer to the electrical characteristics and take them into consideration when designing equipment.
- Note 2: If the supply voltage is lower than the minimum voltage of Power-on Reset circuit in which the circuit cannot operate properly, the power-on reset signal becomes undefined value.

Symbol	Parameter	Min	Typ.	Max	Unit
VPORH	Power-on Reset releasing voltage	2.8		3.2	
VPORL	Power-on Reset detection voltage	2.6	2.8	3.0	
tPORDT1	Power-on Reset release response time		30		us
tPORDT2	Power-on Reset detection response time		30		us
tPORPW	Power-on Reset minimum pulse width	45			us

Note 1 : Since the power-on reset releasing voltage and the power-on reset detection voltage relatively change, the detection voltage is never reversed.

For the details about Power-on sequence, refer to the chapter of "Electrical Characteristics".

For the details about how to use external reset input, refer to "reset exceptions" in the chapter of "Exceptions".

15. Voltage Detection Circuit (VLTD)

The voltage detection circuit detects any decrease in the supply voltage and generates voltage detection reset signals

Note: The voltage detection circuit may operate improperly, depending on fluctuations in the supply voltage (RVDD5). Refer to the electrical characteristics and take them into consideration when designing equipment.

15.1 Configuration

The voltage detection circuit consists of a reference voltage generation circuit, a detection voltage level selection circuit, a comparator and control registers.

The supply voltage (RVDD5) is divided by the ladder resistor and input to the detection voltage selection circuit. The detection voltage selection circuit selects a voltage according to the specified detection voltage (VDLVL), and the comparator compares it with the reference voltage.

When the supply voltage (RVDD5) becomes lower than the detection voltage (VDLVL), a voltage detection reset signal is generated.

Figure 15-1 Voltage Detection Circuit

15.2 Control

The voltage detection circuit is controlled by voltage detection control registers.

Voltage detection control register

VDCR (0x4004_090

Note 1: VDCR is initialized by a power-on reset or an external reset input.

15.3 Function

The detection voltage can be selected by VDCR<VDLVL[1:0]>. Enabling/disabling the voltage detection can be programmed by VDCR<VDEN>.

After the voltage detection operation is enabled, When the supply voltage (RVDD5) becomes lower than the detection voltage <VDLVL[1:0]>, a voltage detection reset signal is generated.

15.3.1 Enabling/disabling the voltage detection operation

Setting VDCR<VDEN> to "1" enables the voltage detection operation. Setting it to "0" disables the operation.

VDCR<VDEN> is cleared to "0" immediately after a power-on reset or a reset by an external reset input is released.

Note: When the supply voltage (RVDD5) is lower than the detection voltage (VDLVL), setting VDCR<VDEN> to "1" generates reset signal at the time.

15.3.2 Selecting the detection voltage level

Select a detection voltage at VDCR<VDLVL[1:0]>.

16. Oscillation Frequency Detector (OFD)

16.1 Configuration

The oscillation frequency detector generates a reset for I/O if the oscillation of high frequency for CPU clock OFDMNPLLexceeds the detection frequency range.

The oscillation frequency detection is controlled by OFDCR1, OFDCR2 registers and the detection frequency range is specified by OFDMNPLLOFF/OFDMNPLLON/OFDMXPLLOFF/OFDMXPLLON which are the detection frequency setting registers. The lower detection frequency is specified by OFDMNPLLOFF/OFDMNPLLON registers and the higher detection frequency is specified by OFDMXPLLOFF/OFDMXPLLON registers.

When the oscillation frequency detection is enabled, writing to OFDMNPLLOFF/OFDMNPLLON/OFDMX-PLLOFF/OFDMXPLLON registers is disabled. Therefore, the setting the detection frequency to these registers should be done when the oscillation frequency detection is disabled. And writing to OFDCR2/OFDMNPLLOFF/ OFDMNPLLON/OFDMXPLLOFF/OFDMXPLLON registers is controlled by OFDCR1 register. To write OFDCR2/OFDMNPLLOFF/OFDMNPLLON/OFDMXPLLOFF/OFDMXPLLON registers, the write enable code "0xF9" should be set to OFDCR1 beforehand. To enable the oscillation frequency detector, set "0xE4" to OFDCR2 after setting "0xF9" to OFDCR1. Since the oscillation frequency detection is disabled after an external reset input, power on reset or VLTD reset, write "0xF9" to OFDCR1 and write "0xE4" to OFDCR2 register to enable its function.

When the TMPM370FYDFG/FYFG detects the out of frequency by lower and higher detection frequency setting registers, all I/Os become high impedance by reset. In case of PLLOFF, OFDMNPLLOFF and OFDMXPLLOFF registers are valid for detection and the setting value of OFDMNPLLON/OFDMXPLLON registers are ignored. In case of PLLON, OFDMNPLLON and OFDMXPLLON registers are valid for detection and the setting value of OFDMNPLLOFF/OFDMXPLLOFF registers are ignored. By the oscillation frequency detection reset, all I/Os except power supply pins, \overline{RESET} , X1 and X2 become high impedance. If oscillation frequency detection reset is generated by detecting the stopping of high frequency, the internal circuities such as registers hold the condition at the timing of oscillation stop. To initialize these internal circuitries, an external re-starting of oscillation is needed.

Since all registers for oscillation frequency detector (OFDCR1/OFDCR2/OFDMNPLLOFF/OFDMNPLLON/ OFDMXPLLOFF/OFDMXPLLON) are not initialized by the reset generated from oscillation frequency detector, the detection of oscillation is keeps its function during the reset period of oscillation frequency detection. Therefore, if the oscillation frequency detection reset occurs, the reset is not released unless the CPU clock resumes its normal frequency.

- Note 1: The oscillation frequency detection reset is available only in NORMAL and IDLE modes. In STOP mode, the oscillation frequency detection reset is disabled automatically.
- Note 2: When the PLL is controlled (enabled or disabled) by the CGPLLSEL register, the OFD must be disabled beforehand. If OFD reset is generated with PLL-ON, the detection frequency setting registers (OFDMNPLLON/OFDMX-PLLON) are automatically switched over to OFDMNPLLOFF/OFDMXPLLOFF.

(b) In case of PLLON

Figure 16-1 Example of detection frequency range

Figure 16-2 Oscillation Frequency Detector

16.2 Control

The oscillation frequency detection is controlled by oscillation frequency detection control register 2 (OFDCR2). The detection frequency is specified by lower/higher detection frequency setting registers (OFDMNPLLOFF, OFD-MNPLLON, OFDMXPLLOFF and OFDMXPLLON). Writing to OFDCR2/OFDMNPLLOFF/OFDMNPLLON/ OFDMXPLLOFF/OFDMXPLLON is controlled by oscillation frequency control register 1 (OFDCR1).

Oscillation frequency detection control register 1

Note 1: Only "0x06" and "0xF9" is valid to OFDCR1. If other value than "0x06" and "0xF9" is written to OFDCR1, "0x06" is written to OFDCR1 automatically.

Note 2: OFDCR1 is initialized by the RESET pin, power on reset or VLTD reset.

Oscillation frequency detection control register 2

Note 1: Only "0x00" and "0xE4" is valid to OFDCR2. Writing other value than "0x00" and "0xE4" to OFDCR2 is ignored. Note 2: Writing to OFDCR2 is protected by setting "0x06" to OFDCR1 but reading from OFDCR2 is always enabled without setting of OFDCR1.

Note 3: OFDCR2 is initialized by the RESET pin, power on reset or VLTD reset.

Lower detection frequency setting register (In case of PLL OFF)

Lower detection frequency setting register (In case of PLL ON)

 $(0x4004_080C)$

Higher detection frequency setting register (In case of PLL OFF)

Higher detection frequency setting register (In case of PLL ON)

 $(0x4004_0814)$

Note 1: The after reset value is a tentative value.

- Note 2: OFDMNPLLOFF, OFDMNPLLON, OFDMXPLLOFF and OFDMXPLLON can not be written when the oscillation frequency detection circuit is enabled (OFDCR2="0xE4") or writing is disabled with OFDCR1="0x06". An attempt to write OFDMN-PLLOFF, OFDMNPLLON, OFDMXPLLOFF and OFDMXPLLON can not complete a write operation.
- Note 3: Writing to OFDMNPLLOFF, OFDMNPLLON, OFDMXPLLOFF and OFDMXPLLON is protected by setting "0x06" to OFDCR1 but reading from OFDMNPLLOFF, OFDMNPLLON, OFDMXPLLOFF and OFDMXPLLON is always enabled without setting of OFDCR1.
- Note 4: Specify an appropriate value to OFDMNPLLOFF and OFDMXPLLOFF depending on the clock frequency to be used under the condition of OFDMNPLLOFF<OFDMXPLLOFF. For how to calculate the value, refer to "16.3.2 Setting the Lower and Higher Frequency for Detection".
- Note 5: Specify an appropriate value to OFDMNPLLON and OFDMXPLLON depending on the clock frequency to be used under the condition of OFDMNPLLON<OFDMXPLLON. For how to calculate the value, refer to "16.3.2 Setting the Lower and Higher Frequency for Detection".
- Note 6: OFDMNPLLOFF, OFDMNPLLON, OFDMXPLLOFF and OFDMXPLLON are initialized by the RESET pin, power on reset or VLTD reset.
- Note 7: OFDMNPLLOFF/OFDMXPLLOFF and OFDMNPLLON/OFDMXPLLON are automatically switched over by the setting of PLLON.

16.3 Function

16.3.1 Enabling and Disabling the Oscillation Frequency Detection

Writing "0xE4" to OFDCR2 with OFDCR1="0xF9" enables the oscillation frequency detection, and writing "0x00" to OFDCR2 with OFDCR1="0xF9" disables the oscillation frequency detection.

Registers of OFD are initialized by the RESET pin, power on reset or VLTD reset.

Since OFDCR1 is initialized to "0x06" and OFDCR2 is initialized to "0x00" by resets shown above, oscillation frequency detection and writing to the registers are desabled. Reading from OFDCR2 is always enabled without setting of OFDCR1.

Note:After writing data to OFDCR2, set "0x06" to OFDCR1 to protect OFDCR2 register.

When STOP mode is executed with OFDCR2=0xE4, the oscillation frequency detection is automatically disabled. After releasing STOP and warming up period, the oscillation frequency detection is enabled. The oscillation frequency detection is available only in NORMAL and IDLE mode. Table 16-1 shows the availability of oscillation frequency detector.

Table 16-1 Availability of oscillation frequency detector

Figure 16-3 Availability of Oscillation Frequency Detection

16.3.2 Setting the Lower and Higher Frequency for Detection

The higher and lower limit of the detection frequency is calculated from the maximum error of the target clock and the reference. The reference clock frequency is 9.5 MHz and the error is \pm 10%.

How to calculate the setup value is shown below.

16.3.3 Oscillation Frequency Detection Reset

If the TMPM370FYDFG/FYFG detects lower frequency specified by OFDMNPLLOFF/OFDMNPLLON or higher frequency specified by OFDMXPLLOFF/OFDMXPLLON, the oscillation frequency detector outputs a reset signal for all I/Os.

a. When the high frequency oscillation becomes abnormal

When an abnormal (lower or higher) frequency oscillation continues for some period (T_{OFD}), the oscillation frequency detection reset is generated. By oscillation frequency detection reset initializes all I/Os except power supply pins, RESET, X1 and X2 become high impedance.

b. When the high frequency oscillation stops

When the high frequency oscillation stops for some period (T_{OFD}) , the oscillation frequency detection reset is generated. By oscillation frequency detection reset initializes all I/Os except power supply pins, RESET, X1 and X2 become high impedance. However, since the internal circuitries such as CPU are initialized by a reset signal latched by high frequency, the internal circuitries hold the state at the oscillation frequency detection.

When the oscillation resumes its normal frequency and continues for some period (T_{OPD}) , the oscillation frequency detection reset is released.

17. Watchdog Timer(WDT)

The watchdog timer (WDT) is for detecting malfunctions (runaways) of the CPU caused by noises or other disturbances and remedying them to return the CPU to normal operation.

If the watchdog timer detects a runaway, it generates a INTWDT interrupt or reset.

Note: INTWDT interrupt is a factor of the non-maskable interrupts (NMI).

Also, the watchdog timer notifies of the detecting malfunction to the external peripheral devices from the watchdog timer pin (WDTOUT) by outputting "Low".

Note: This product does not have the watchdog timer out pin (WDTOUT**).**

17.1 Configuration

Figure 17-1shows the block diagram of the watchdog timer.

Figure 17-1 Block Diagram of the Watchdog Timer
17.2 Register

The followings are the watchdog timer control registers and addresses.

Base Address = $0x4004 - 0000$

17.2.1 WDMOD(Watchdog Timer Mode Register)

Note: **INTWDT interrupt is a factor of the non-maskable interrupts (NMI).**

Clock gear value CGSYSCR <gear[2:0]></gear[2:0]>	WDMOD <wdtp[2:0]></wdtp[2:0]>					
	000	001	010	011	100	101
000 (fc)	0.41 ms	1.64 ms	6.55 ms	26.21 ms	104.86 ms	419.43 ms
100 (fc/2)	0.82 ms	3.28 ms	13.11 ms	52.43 ms	209.72 ms	838.86 ms
101 $(fc/4)$	1.64 ms	6.55 ms	26.21 ms	104.86 ms	419.43 ms	1.68 s
110 $(fc/8)$	3.28 ms	13.11 ms	52.43 ms	209.72 ms	838.86 ms	3.36s
111 (fc/16)	6.55 ms	26.21 ms	104.86 ms	419.43 ms	1.68 s	6.71 s

Table 17-1 Detection time of watchdog timer $(fc = 80MHz)$

17.2.2 WDCR (Watchdog Timer Control Register)

17.3 Operations

17.3.1 Basic Operation

The Watchdog timer is consists of the binary counters that work using the system clock (fsys) as an input. Detecting time can be selected between 2^{15} , 2^{17} , 2^{19} , 2^{21} , 2^{23} and 2^{25} by the WDMOD<WDTP[2:0]>. The detecting time as specified is elapsed, the watchdog timer interrupt (INTWDT) generates, and the watchdog timer out pin (WDTOUT) output "Low".

To detect malfunctions (runaways) of the CPU caused by noise or other disturbances, the binary counter of the watchdog timer should be cleared by software instruction before INTWDT interrupt generates. If the binary counter is not cleared, the non-maskable interrupt generates by INTWDT. Thus CPU detects malfunction (runway), malfunction countermeasure program is performed to return to the normal operation.

Additionally, it is possible to resolve the problem of a malfunction (runaway) of the CPU by connecting the watchdog timer out pin to reset pins of peripheral devices.

Note:This product does not include a watchdog timer out pin (WDTOUT).

17.3.2 Operation Mode and Status

The watchdog timer begins operation immediately after a reset is cleared.

If not using the watchdog timer, it should be disabled.

The watchdog timer cannot be used as the high-speed frequency clock is stopped. Before transition to below modes, the watchdog timer should be disabled.In IDLE mode, its operation depends on the WDMOD <I2WDT> setting.

- STOP mode

Also, the binary counter is automatically stopped during debug mode.

17.4 Operation when malfunction (runaway) is detected

17.4.1 INTWDT interrupt generation

In the Figure 17-2 shows the case that INTWDT interrupt generates (WDMOD<RESCR>="0").

When an overflow of the binary counter occurs, INTWDT interrupt generates. It is a factor of non-maskable interrupt (NMI). Thus CPU detects non-maskable interrupt and performs the countermeasure program.

The factor of non-maskable interrupt is the plural. CGNMIFLG identifies the factor of non-maskable interrupts. In the case of INTWDT interrupt, CGNMIFLG<NMIFLG0> is set.

When INTWDT interrupt generates, simultaneously the watchdog timer out (WDTOUT) output "Low". WDTOUT becomes "High" by the watchdog timer clearing that is writing clear code 0x4E to the WDCR register.

Note:This product does not have the watchdog timer output pin(WDTOUT).

Figure 17-2 INTWDT interrupt generation

17.4.2 Internal reset generation

Figure 17-3 shows the internal reset generation (WDMOD<RESCR>="1").

MCU is reset by the overflow of the binary counter. In this case, reset status continues for 32 states. A clock is initialized so that input clock (fsys) is the same as a internal high-speed frequency clock (fosc). This means $fsys = fosc.$

Figure 17-3 Internal reset generation

17.5 Control register

The watchdog timer (WDT) is controlled by two control registers WDMOD and WDCR.

17.5.1 Watchdog Timer Mode Register (WDMOD)

1. Specifying the detection time of the watchdog timer <WDTP[2:0]>.

Set the watchdog timer detecting time to WDMOD<WDTP[2:0]>. After reset, it is initialized to WDMOD<WDTP $[2:0]$ > = "000".

2. Enabling/disabling the watchdog timer <WDTE>.

When resetting, WDMOD <WDTE> is initialized to "1" and the watchdog timer is enabled.

To disable the watchdog timer to protect from the error writing by the malfunction, first <WDTE> bit is set to "0", and then the disable code (0xB1) must be written to WDCR register.

To change the status of the watchdog timer from "disable" to "enable," set the <WDTE> bit to "1".

3. Watchdog timer out reset connection <RESCR>

This register specifies whether WDTOUT is used for internal reset or interrupt. After reset, WDMOD<RESCR> is initialized to "1", the internal reset is generated by the overflow of binary counter.

17.5.2 Watchdog Timer Control Register(WDCR)

This is a register for disabling the watchdog timer function and controlling the clearing function of the binary counter.

17.5.3 Setting example

17.5.3.1 Disabling control

By writing the disable code (0xB1) to this WDCR register after setting WDMOD <WDTE> to "0," the watchdog timer can be disabled and the binary counter can be cleared.

> 76543210 WDMOD ← $0 - - - - - - - -$ Set <WDTE> to "0". WDCR \leftarrow 1 0 1 1 0 0 0 1 Writes the disable code (0xB1).

17.5.3.2 Enabling control

```
Set WDMOD <WDTE> to "1".
```
76543210 WDMOD ← 1 - - - - - - - Set <WDTE> to "1".

17.5.3.3 Watchdog timer clearing control

Writing the clear code (0x4E) to the WDCR register clears the binary counter and it restarts counting.

76543210 WDCR \leftarrow 0 1 0 0 1 1 1 0 Writes the clear code (0x4E).

17.5.3.4 Detection time of watchdog timer

In the case that $2^{21}/f$ sys is used, set "011" to WDMOD<WDTP[2:0]>.

76543210 WDMOD ← 1 0 1 1 $-$

18. Op-Amps/Analog Comparators (AMP,CMP)

The TMPM370FYDFG/FYFG has four op-amps and analog comparators. Each op-amp amplifies a voltage received via an input port and feeds its output voltage into a 12-bit successive-approximation analog-to-digital (A/D) converter(s). These op-amps are used to amplify voltage differentials across shunt resistors for motor current measurement. The output of each op-amp is also fed into an analog comparator and compared to the corresponding reference voltage derived from an external resistor. The comparator provides an abnormal current indication to the EMG logic.

18.1 Configuration

Figure 18-1 shows the block diagram of the op-amps/analog converters.

Figure 18-1 Op-Amps/Analog Converters Block Diagram

18.2 Register List

The op-amps are individually programmable through the AMPCTLA, AMPCTLB, AMPCTLC and AMPCTLD, which allow software to enable and disable each op-amp and select a voltage gain from eight levels.

The comparators are individually programmable through the CMPCTLA, CMPCTLB, CMPCTLC and CMPCTLD, which allow software to enable and disable each comparator and select its input source (a port input or an op-amp output).

If an external op-amp is used instead of an on-chip op-amp, the on-chip op-amp should be disabled (<AMPEN> = 0) and the comparator should be configured to accept the input port voltage, bypassing the associated op-amp $(<$ CMPSEL $> = 0$).

The following describes each control register.

18.2.1 Op-amps

Base Address = 0x4003_0400

18.2.1.1 AMPCTLA /AMPCTLB /AMPCTLC /AMPCTLD (Amp A to D Control Registers)

Note: When <AMPEN> is set to "1", it takes approx. 10µs to stabilize the circuit.

18.2.2 Analog comparators

Base Address = $0x4003_0420$

18.2.2.1 CMPCTLA /CMPCTLB /CMPCTLC /CMPCTLD (Comparator A to D Control Registers)

Note: When <CMPEN> is set to "1", it takes approx. 10us to stabilize the circuit.

18.3 Operation

18.3.1 Basic Operation

Op-amps A, B and C (AMP A/B/C) are intended to be used for 3-shunt current sensing. The amplified voltages from AMP A/B/C are fed into two A/D converters to allow simultaneous conversions of two shunt voltages out of three corresponding to the U, V and W phases of a motor.

The inputs of AMP A/B/C are also connected with the A/D converters (AINA 9/10/11, AINB13/14/15) directly; thus, even if AMP A/B/C are disabled, two shunt voltages can be converted into digital values at a time.

Op-amp D (AMP D) only supports 1-shunt current sensing. The amplified voltage from AMP D is fed into one A/D converter (AINB16).

See the block diagram of the op-amps/analog converters shown in Figure 18-2.

Analog comparators A/B/C/D are all connected to op-amps A/B/C/D; thus the comparators can compare an amplified voltage against the reference voltage. Each op-amp can be individually disabled by software; if disabled, the corresponding comparator takes as input a shunt voltage from an input port.

Analog comparators A/B/C, designed to be connected to a 3-shunt resistor circuit, have a common reference voltage (CVREFABC). Analog comparator D is designed to be connected to a 1-shunt resistor circuit; it has an independent reference voltage (CVREFD).

Figure 18-2 Op-Amp /Analog Comparator

OSHIBA

19. Flash

This section describes the hardware configuration and operation of the flash memory.

19.1 Flash Memory

19.1.1 Features

1. Memory capacity

TMPM370FYDFG/FYFG contains flash memory. The memory sizes and configurations are shown in the table below.

Independent write access to each block is available. When the CPU is to access the internal flash memory, 32-bit data bus width is used.

2. Write / erase time

Writing is executed per page. TMPM370FYDFG/FYFG contains 64 words.

Page writing requires 1.25ms (typical) regardless of number of words.

A block erase requires 0.1 sec. (typical).

The following table shows write and erase time per chip.

Note: **The above values are theoretical values not including data transfer time. The write time per chip depends on the write method to be used by users.**

3. Programming method

There are two types of the onboard programming mode for users to program (rewrite) the device while it is mounted on the user's board:

a. User boot mode

The use's original rewriting method can be supported.

b. Single boot mode

The rewriting method to use serial data transfer (Toshiba's unique method) can be supported.

4. Rewriting method

The flash memory included in this device is generally compliant with the applicable JEDEC standards except for some specific functions. Therefore, if a user is currently using an external flash memory device, it is easy to implement the functions into this device. Furthermore, the user is not required to build his/her own programs to realize complicated write and erase functions because such functions are automatically performed using the circuits already built-in the flash memory chip.

5. Protect/ Security Function

This device is also implemented with a read-protect function to inhibit reading flash memory data from any external writer device. On the other hand, rewrite protection is available only through command-based software programming; any hardware setting method to apply +12VDC is not supported. See the chapter "ROM protection" for details of ROM protection and security function.

Note: **If a password is set to 0xFF (erased data), it is difficult to protect data securely due to an easy-to-guess password. Even if Single Boot mode is not used, it is recommended to set a unique value as a password.**

TOSHIBA

Figure 19-1 Block Diagram of the Flash Memory Section

19.2 Operation Mode

This device has three operation modes including the mode not to use the internal flash memory.

Operation mode		Operation details		
Single chip mode		After reset is cleared, it starts up from the internal flash memory.		
	Normal mode	In this operation mode, two different modes, i.e., the mode to execute user application pro- grams and the mode to rewrite the flash memory onboard the user's set, are defined. The former is referred to as "normal mode" and the latter "user boot mode".		
	User boot mode	A user can uniquely configure the system to switch between these two modes. For exam- ple, a user can freely design the system such that the normal mode is selected when the port "A0" is set to "1" and the user boot mode is selected when it is set to "0". A user should prepare a routine as part of the application program to make the decision on the selection of the modes.		
Single boot mode		After reset is cleared, it starts up from the internal Boot ROM (Mask ROM). In the Boot ROM, an algorithm to enable flash memory rewriting on the user's set through the serial port of this device is programmed. By connecting to an external host computer through the serial port, the internal flash memory can be programmed by transferring data in accor- dance with predefined protocols.		

Table 19-1 Operation modes

Among the flash memory operation modes listed in the above table, the User Boot mode and the Single Boot mode are the programmable modes. These two modes, the User Boot mode and the Single Boot mode, are referred to as "Onboard Programming" modes where onboard rewriting of internal flash memory can be made on the user's set.

Either the Single Chip or Single Boot operation mode can be selected by externally setting the level of the BOOT (PF0) pin while the device is in reset status.

19.2.1 Reset Operation

To reset the device, ensure that the power supply voltage is within the operating voltage range, that the internal oscillator has been stabilized, and that the RESET input is held at "0" for a minimum duration of 12 system clocks (0.15µs with 80MHz operation; the "1/1" clock gear mode is applied after reset).

- Note 1: It is necessary to apply "0" to the RESET inputs upon power on for a minimum duration of 700 μ s **regardless of the operating frequency.**
- Note 2: **While flash auto programming or erasing is in progress, at least 0.5** µ**s of reset period is required regardless of the system clock frequency. In this condition, it takes approx. 2 ms to enable reading after reset.**

19.2.2 User Boot Mode (Single chip mode)

User Boot mode is to use flash memory programming routine defined by users. It is used when the data transfer buses for flash memory program code on the old application and for serial I/O are different. It operates at the single chip mode; therefore, a switch from normal mode in which user application is activated at the single chip mode to User Boot Mode for programming flash is required. Specifically, add a mode judgment routine to a reset program in the user application.

The condition to switch the modes needs to be set by using the I/O of TMPM370FYDFG/FYFG in conformity with the user's system setup condition. Also, flash memory programming routine that the user uniquely makes up needs to be set in the new application. This routine is used for programming after being switched to User Boot Mode. The execution of the programming routine must take place while it is stored in the area other than the flash memory since the data in the internal flash memory cannot be read out during delete / writing mode. Once re-programming is complete, it is recommended to protect relevant flash blocks from accidental corruption during subsequent Single-Chip (Normal mode) operations. Be sure not to cause any exceptions including a non-maskable while User Boot Mode.

(1-A) and (1-B) are the examples of programming with routines in the internal flash memory and in the external memory. For a detailed description of the erase and program sequence, refer to "19.3 On-board Programming of Flash Memory (Rewrite/Erase)".

19.2.2.1 (1-A) Method 1: Storing a Programming Routine in the Flash Memory

(1) Step-1

Determine the conditions (e.g., pin states) required for the flash memory to enter User Boot mode and the I/O bus to be used to transfer new program code. Create hardware and software accordingly. Before installing the TMPM370FYDFG/FYFG on a printed circuit board, write the following program routines into an arbitrary flash block using programming equipment.

(2) Step-2

The following description is the case that programming routines are installed in the reset processing program. After RESET pin is released, the reset procedure determines whether to put the TMPM370FYDFG/FYFG flash memory in User Boot mode. If mode switching conditions are met, the flash memory enters User Boot mode. (All interrupts including NMI must be not used while in User Boot mode.)

(3) Step-3

Once transition to User Boot mode is occurred, execute the copy routine (c) to copy the flash programming routine (b) to the TMPM370FYDFG/FYFG on-chip RAM.

(4) Step-4

Jump program execution to the flash programming routine in the on-chip RAM to clear write or erase protection and erase a flash block containing the old application program code.

(5) Step-5

Continue executing the flash programming routine to download new program code from the host controller and program it into the erased flash block. When the programming is completed, the writing or erase protection of that flash block in the user's program area must be set.

TOSHIBA

(6) Step-6

Set RESET to "0" to reset the TMPM370FYDFG/FYFG. Upon reset, the on-chip flash memory is set to Normal mode. After RESET is released, the CPU will start executing the new application program code.

19.2.2.2 (1-B) Method 2: Transferring a Programming Routine from an External Host

(1) Step-1

Determine the conditions (e.g., pin states) required for the flash memory to enter User Boot mode and the I/O bus to be used to transfer new program code. Create hardware and software accordingly. Before installing the TMPM370FYDFG/FYFG on a printed circuit board, write the following program routines into an arbitrary flash block using programming equipment.

(a) Mode judgment routine: Code to determine whether or not to switch to User Boot mode (b) Transfer routine: Code to download new program code from a host controller

Also, prepare a programming routine shown below on the host controller:

(c) Programming routine: Code to download new program code from an external host controller and re-program the flash memory

(2) Step-2

The following description is the case that programming routines are installed in the reset processing program. After RESET is released, the reset procedure determines whether to put the TMPM370FYDFG/FYFG flash memory in User Boot mode. If mode switching conditions are met, the flash memory enters User Boot mode. (All interrupts including NMI must be not used while in User Boot mode).

(3) Step-3

Once User Boot mode is entered, execute the transfer routine (b) to download the flash programming routine (c) from the host controller to the TMPM370FYDFG/FYFG on-chip RAM.

(4) Step-4

Jump program execution to the flash programming routine in the on-chip RAM to clear write or erase protection and erase a flash block containing the old application program code.

(5) Step-5

Continue executing the flash programming routine to download new program code from the host controller and program it into the erased flash block. When the programming is completed, the writing or erase protection of that flash block in the user program area must be set.

(6) Step-6

Set RESET to "0" low to reset the TMPM370FYDFG/FYFG. Upon reset, the on-chip flash memory is set to Normal mode. After RESET is released, the CPU will start executing the new application program code.

19.2.3 Single Boot Mode

In Single Boot mode, the flash memory can be re-programmed by using a program contained in the TMPM370FYDFG/FYFG on-chip boot ROM. This boot ROM is a masked ROM. When Single Boot mode is selected upon reset, the boot ROM is mapped to the address region including the interrupt vector table while the flash memory is mapped to an address region different from it.

Single Boot mode allows for serial programming of the flash memory. Channel 0 of the SIO (SIO0) of the TMPM370FYDFG/FYFG is connected to an external host controller. Via this serial link, a programming routine is downloaded from the host controller to the TMPM370FYDFG/FYFG on-chip RAM. Then, the flash memory is re-programmed by executing the programming routine. The host sends out both commands and programming data to re-program the flash memory. Communications between the SIO0 and the host must follow the protocol described later. To secure the contents of the flash memory, the validity of the application's password is verified before a programming routine is downloaded into the on-chip RAM. If password matching fails, the transfer of a programming routine itself is aborted. As in the case of User Boot mode, all interrupts including the non-maskable interrupt (NMI) must be disabled in Single Boot mode while the flash memory is being erased or programmed. In Single Boot mode, the boot-ROM programs are executed in Normal mode.

Once re-programming is complete, it is recommended to set the write/erase protection to the relevant flash blocks from accidental corruption during subsequent Single-Chip (Normal mode) operations.

19.2.3.1 (2-A) Using the Program in the On-Chip Boot ROM

(1) Step-1

The flash block containing the old version of the program code does not need to be erased before executing the programming routine. Since a programming routine and programming data are transferred via the SIO (SIO0), the SIO0 must be connected to a host controller. Prepare a programming routine (a) on the host controller.

TOSHIBA

(2) Step-2

Set the RESET pin to "1" to cancel the reset of the TMPM370FYDFG/FYFG when the BOOT pin has already been set to "0". After reset, CPU reboots from the on-chip boot ROM. The 12-byte password transferred from the host controller via SIO0 is firstly compared to the contents of the special flash memory locations. (If the flash block has already been erased, the password is 0xFF).

(3) Step-3

If the password is correct, the boot program downloads the programming routine (a) from the host controller into the on-chip RAM of the TMPM370FYDFG/FYFG. The programming routine must be stored in the range from 0x2000_0400 to the end address of RAM.

(4) Step-4

The CPU jumps to the programming routine (a) in the on-chip RAM to erase the flash block containing the old application program code. The Block Erase or Chip Erase command may be used.

(5) Step-5

Next, the programming routine (a) downloads new application program code from the host controller and programs it into the erased flash block. When the programming is completed, the writing or erase protection of that flash block in the user's program area must be set.

In the example below, new program code comes from the same host controller via the same SIO0 channel as for the programming routine. However, once the programming routine has begun to execute in the on-chip RAM, it is free to change the transfer path and the source of the transfer. Create board hardware and a programming routine to suit your particular needs.

(6) Step-6

When programming of the flash memory is complete, power off the board and disconnect the cable between the host and the target board. Turn on the power again so that the TMPM370FYDFG/FYFG re-boots in Single-Chip (Normal) mode to execute the new program.

19.2.4 Configuration for Single Boot Mode

To execute the on-board programming, boot the TMPM370FYDFG/FYFG with Single Boot mode following the configuration shown below.

> $\overline{BOOT}(PP0) = 0$ $\overline{\text{RESET}} = 0 \rightarrow 1$

Set the RESET input to "0", and set the each BOOT (PF0) pins to values shown above, and then release RESET pin (high).

19.2.5 Memory Map

Figure 19-3 shows a comparison of the memory maps in Normal and Single Boot modes. In Single Boot mode, the internal flash memory is mapped to 0x3F80_0000 and later addresses, and the Internal boot ROM (Mask ROM) is mapped to 0x0000_0000 through 0x0000_0FFF.

The internal flash memory and RAM addresses of each device are shown below.

Figure 19-3 Memory Maps for TMPM370FYDFG/FYFG

19.2.6 Interface specification

In Single Boot mode, an SIO channel is used for communications with a programming controller. The same configuration is applied to a communication format on a programming controller to execute the on-board programming. Both UART (asynchronous) and I/O Interface (synchronous) modes are supported. The communication formats are shown below.

• UART communication

Communication channel : SIO channel 0

Serial transfer mode : UART (asynchronous) mode, half -duplex, LSB first

Data length : 8 bits

Parity bit : None

STOP bit : 1 bit

Baud rate : Arbitrary baud rate

• I/O Interface mode

Communication channel : SIO channel 0

Serial transfer mode : I/O interface mode, full -duplex, LSB first

Synchronization clock (SCLK0) : Input mode

Handshaking signal : PE4 configured as an output mode

Baud rate : Arbitrary baud rate

Table 19-3 Required Pin Connections

19.2.7 Data Transfer Format

Table 19-4, Table 19-6 to Table 19-7 illustrate the operation commands and data transfer formats at each operation mode. In conjunction with this section, refer to "19.2.10 Operation of Boot Program".

19.2.8 Restrictions on internal memories

Single Boot Mode places restrictions on the internal RAM and ROM as shown in Table 19-5.

Table 19-5 Restrictions in Single Boot Mode

Memory	Details
Internal RAM	A program contained in the BOOT ROM uses the area, through 0x2000_0000 to 0x2000 03FF, as a work area. Store the RAM transfer program from 0x2000_0400 through the end address of RAM.
Internal ROM	The following addresses are assigned for storing software ID information and passwords. Storing program in these addresses is not recommendable. 0x3F83 FFF0 to 0x3F83 FFFF

19.2.9 Transfer Format for Boot Program

The following tables shows the transfer format for each Boot program command. Use this section in conjunction with Chapter "19.2.10 Operation of Boot Program".

19.2.9.1 RAM Transfer

Table 19-6 Transfer Format for the RAM Transfer Command

- Note 1: **In I/O Interface mode, the baud rate for the transfers of the first and second bytes must be 1/16 of the desired baud rate.**
- Note 2: **In case of any negative acknowledge, the boot program returns to a state in which it waits for a command code (3rd byte). In I/O Interface mode, if a communication error occurs, a negative acknowledge does not occur.**
- Note 3: **The 19th to 25th bytes must be within the RAM address range from 0x2000_0400 through the end address of RAM.**

19.2.9.2 Chip Erase and Protect Bit Erase

Table 19-7 Transfer Format for the Chip and Protection Bit Erase Command

Note 1: **In I/O Interface mode, the baud rate for the transfers of the first and second byte must be 1/16 of the desired baud rate.**

Note 2: **In case of any negative acknowledge, the boot program returns to a state in which it waits for a command code (3rd byte). In I/O Interface mode, if a communication error occurs, a negative acknowledge does not occur.**

19.2.10Operation of Boot Program

When Single Boot mode is selected, the boot program is automatically executed on startup. The boot program offers these four commands, of which the details are provided on the following subsections.

1. RAM Transfer command

The RAM Transfer command stores program code transferred from the host controller to the onchip RAM and executes the program once the transfer is successfully completed. The user program RAM space can be assigned to the range from 0x2000_0400 to the end address of RAM, whereas the boot program area (0x2000_0000 to 0x2000_03FF) is unavailable. The user program starts at the assigned RAM address.

The RAM Transfer command can be used to download a flash programming routine of your own; this provides the ability to control on-board programming of the flash memory in a unique manner. The programming routine must utilize the flash memory command sequences described in Section 19.3. Before initiating a transfer, the RAM Transfer command verifies a password sequence coming from the controller against that stored in the flash memory.

Note: **If a password is set to 0xFF (erased data), it is difficult to protect data securely due to an easy-to-guess password. Even if Single Boot mode is not used, it is recommended to set a unique value as a password.**

2. Show Flash Memory SUM command

The Show Flash Memory SUM command adds the entire contents of the flash memory together. The boot program does not provide a command to read out the contents of the flash memory. Instead, the Flash Memory SUM command can be used for software revision management.

3. Show Product Information command

The Show Product Information command provides the product name, on-chip memory configuration and the like. This command also reads out the contents of the flash memory locations at addresses shown below. In addition to the Show Flash Memory Sum command, these locations can be used for software revision management.

4. Flash Memory Chip Erase and Protection Bit Erase command

This command erases the entire area of the flash memory automatically. All the blocks in the memory cell and their protection conditions are erased even when any of the blocks are prohibited from writing and erasing. When the command is completed, the FCSECBIT <SECBIT> bit is set to "1". This command serves to recover boot programming operation when a user forgets the password. Therefore password verification is not executed.

19.2.10.1RAM Transfer Command

See Table 19-6 for the transfer format of this command.

- 1. The 1st byte specifies which one of the two serial operation modes is used. For a detailed description of how the serial operation mode is determined, see "19.2.10.4 Determination of a Serial Operation Mode" described later. If the mode is determined as UART mode, the boot program checks if the baud rate setting can be performed. During the first-byte processing, receiving operation is prohibited. (SC0MOD0<RXE>=0)
	- To communicate in UART mode

The 1st byte is set to "0x86" and is transmitted from the controller to the target board at the specified baud rate by setting UART. If the serial operation mode is determined as UART, then the boot program checks if the baud rate setting can be performed. If that baud rate cannot be set, the boot program aborts and any subsequent communications cannot be done. Please refer to "Baud rate setting" for the method of judging whether the setting of the baud rate is possible.

• To communicate in I/O Interface mode

The 1st byte is set to "0x30" and is transmitted from the controller to the target board at 1/ 16 of the desired baud rate by the synchronous setting. Same as the 1st byte, a 1/16 of the specified baud rate is used in the 2nd transmission. From the 3rd byte (operation command data), users can transmit data at specified baud rate.

In I/O interface mode, CPU considers the reception terminal to be an input port and monitors the level of I/O port. If the baud rate is high or operation frequency is high, CPU may not distinguish the level of I/O port. To avoid this situation, the baud rate is set at the 1/16 of desired baud rate in the I/O interface. When the serial operation mode is determined as I/O Interface mode, SCLK Input mode is set. The controller must ensure that its AC timing restrictions are satisfied at the selected baud rate. In the case of I/O Interface mode, the boot program does not check the receive error flag; thus there is no error acknowledge responce (bit 3, 0x08).

- 2. The 2nd byte, transmitted from the target board to the controller, is an acknowledge response to the 1st byte where the serial operation mode is set. When 1st byte is determined as UART and can be set at the specified baud rate, data "0x86" is transmitted. When 1st byte is determined as I O interface, data "0x30" is transmitted.
	- UART mode

The 2nd byte is used for distinguishing whether the baud rate can be set. If the baud rate can be set, a value of SC0BRCR is renewed and data "0x86" is sent to the controller. If the baud rate cannot be set, transmit operation is stopped and no data is transmitted. After transmission of 1st byte completed, the controller allows for five seconds of time-out. If it does not receive 0x86 within the allowed time-out period, the controller should give up the communication. Receiving operation is permitted by setting SC0MOD0<RXE>=1, before loading 0x86 to the SIO transmit buffer.

• I/O Interface mode

The boot program sets a value of the SC0MOD0 and SC0CR registers to configure the the I/O Interface mode and writes 0x30 to the SC0BUF. Then, the SIO0 waits for the SCLK0 signal to come from the controller. After the transmission of the 1st byte completed, the controller should send the SCLK clock to the target board after a certain idle time (several microseconds). This must be done at 1/16 of the desired baud rate. If the 2nd byte, which is from the target board to the controller, is 0x30, then the controller regards it as communication possible. From the 3rd byte, users can transmit data at specified baud rate. Receiving operation is permitted by setting SC0MOD0<RXE>=1, before loading 0x86 to the SIO.

- 3. The 3rd byte transmitted from the controller to the target board is a command. The code for the RAM Transfer command is 0x10.
- 4. The 4th byte, transmitted from the target board to the controller, is an acknowledge response to the 3rd byte. Before sending back the acknowledge response, the boot program checks for a receive error. If there is a receive error, the boot program transmits 0xX8 (bit 3) and returns to the state in which it waits for a command (the third byte) again. In this case, the upper four bits of the acknowledge response are undefined - they hold the same values as the upper four bits of the previously issued command. When the SIO0 is configured for I/O Interface mode, the boot program does not check for a receive error.

If the 3rd byte is equal to any of the command codes listed in Table 19-4, the boot program echoes it back to the controller. When the RAM Transfer command is received, the boot program echoes back a value of 0x10 and then branches to the RAM Transfer routine. Once this branch is taken, password verification is done. Password verification is detailed in the later Section "Password". If the 3rd byte is not a valid command, the boot program sends back 0xX1 (bit 0) to the controller and returns to the state in which it waits for a command (the third byte) again. In this case, the upper four bits of the acknowledge response are undefined - they hold the same values as the upper four bits of the previously issued command.

5. The 5th to 16th bytes transmitted from the controller to the target board, are a 12-byte password. Each byte is compared to the contents of following addresses in the flash memory. The verification is started with the 5th byte. If the password verification fails, the RAM Transfer routine sets the password error flag.

- 6. The 17th byte is a checksum value for the password sequence (5th to 16th bytes). To calculate the checksum value for the 12-byte password, add the 12 bytes together, ignore the carries and caluculate the 8-bit two's complement by using lower 8 bits then transmit this checksum value from the controller. The checksum calculation is described in details in the later Section "Checksum Calculation".
- 7. The 18th byte, transmitted from the target board to the controller, is an acknowledge response to the 5th to 17th bytes. First, the RAM Transfer routine checks for a receive error in the 5th to 17th byte. If there is a receive error, the boot program sends back 0x18 (bit 3) and returns to the state in which it waits for a command (i.e., the 3rd byte) again. In this case, the upper four bits of the acknowledge response are the same as those of the previously issued command (i.e., 1). When the SIO0 is configured for I/O Interface mode, the RAM Transfer routine does not check for a receive error.

Next, the RAM Transfer routine performs the checksum operation to ensure 17th byte data integrity. Adding the series of the 5th to 16th bytes must result in 0x00 (with the carry dropped). In case of a checksum error, the RAM Transfer routine sends back 0x11 to the controller and returns to the state in which it waits for a command (i.e., the 3rd byte) again.

Finally, the password verification result is checked. If the following case is generated, the boot program transmits an acknowledge response (bit $0, 0x11$) as a password error and waits for next operation command (3rd byte).

- Irrespective of the result of the password comparison, all the 12 bytes of a password in the flash memory are the same value other than 0xFF.
- Not the entire password bytes transmitted from the controller matched those contained in the flash memory.

When all the above verification has been successful, the RAM Transfer routine returns a normal acknowledge response $(0x10)$ to the controller.

8. The 19th to 22nd bytes, transmitted from the controller the target board, indicate the start address of the RAM region where subsequent data (e.g., a flash programming routine) should be stored. The 19th byte corresponds to bits 31 to 24 of the address and the 22nd byte corresponds to bits 7 to 0 of the address.

The start address of the stored RAM must be even address.

- 9. The 23rd and 24th bytes, transmitted from the controller to the target board, indicate the number of bytes that will be transferred from the controller to be stored in the RAM. The 23rd byte corresponds to bits 15 to 8 of the number of bytes to be transferred, and the 24th byte corresponds to bits 7 to 0 of the number of bytes.
- 10. The 25th byte is a checksum value for the 19th to 24th bytes. To calculate the checksum value, add all these bytes together, ignore the carries and caluculate the 8-bit two's complement by using lower 8 bits then transmit this checksum value from the controller. The checksum calculation is described in detail in the later Section "19.2.10.6 Checksum Calculation".

11. The 26th byte, transmitted from the target board to the controller, is an acknowledge response to the 19th to 25th bytes of data. First, the RAM Transfer routine checks for a receive error in the 19th to 25th bytes. If there is a receive error, the RAM Transfer routine sends back 0x18 and returns to the command wait state (i.e., the 3rd byte) again. In this case, the upper four bits of the acknowledge response are the same as those of the previously issued command (i.e., 1). When the SIO0 is configured for I/O Interface mode, the RAM Transfer routine does not check for a receive error.

Next, the RAM Transfer routine performs the checksum operation to ensure data integrity. Adding the series of the 19th to 24th bytes must result in 0x00 (with the carry dropped). In case of a checksum error, the RAM Transfer routine sends back 0x11 to the controller and returns to the state in which it waits for a command (i.e., the 3rd byte) again.

• The 19th to 25th bytes data must be within the range of 0x2000_0400 to the end address of RAM.

When the above checks have been successful, the RAM Transfer routine returns a normal acknowledge response (0x10) to the controller.

- 12. The 27th to mth bytes from the controller are stored in the on-chip RAM of the TMPM370FYDFG/FYFG. Storage begins at the address specified by the 19th to 22nd bytes and continues for the number of bytes specified by the 23rd to 24th bytes.
- 13. The (m+1) th byte is a checksum value. To calculate the checksum value, add the 27th to mth bytes together, ignore the carries and calculate the 8-bit two's complement by using lower 8 bits then transmit this checksum value from the controller. The checksum calculation is described in detail in later Section "19.2.10.6 Checksum Calculation".
- 14. The $(m+2)$ th byte is a acknowledge response to the 27th to $(m+1)$ th bytes. First, the RAM Transfer routine checks for a receive error in the $27th$ to $(m+1)$ th bytes. If there is a receive error, the RAM Transfer routine sends back 0x18 (bit 3) and returns to the state in which it waits for a command (i.e., the 3rd byte) again. In this case, the upper four bits of the acknowledge response are the same as those of the previously issued command (i.e., 1). When the SIO0 is configured for I/O Interface mode, the RAM Transfer routine does not check for a receive error.

Next, the RAM Transfer routine performs the checksum operation to ensure data integrity. Adding the series of the 27th to $(m+1)$ th bytes must result in 0x00 (with the carry dropped). In case of a checksum error, the RAM Transfer routine sends back $0x11$ (bit 0) to the controller and returns to the command wait state (i.e., the 3rd byte) again. When the above checks have been completed successfully, the RAM Transfer routine returns a normal acknowledge response (0x10) to the controller.

15. If the (m+2) th byte was a normal acknowledge response, a branch is made to the address specified by the 19th to 22nd bytes.

19.2.10.2Chip and Protection Bit Erase Command

See Table 19-7 for the transfer format of this command.

- 1. The processing of the 1st and 2nd bytes are the same as for the RAM Transfer command.
- 2. From the Controller to the TMPM370FYDFG/FYFG

The 3rd byte, which the target board receives from the controller, is a command. The code for the Chip and protection bit erase command is 0x40.

3. From TMPM370FYDFG/FYFG to the Controller

The 4th byte, transmitted from the target board to the controller, is an acknowledge response to the 3rd byte.

Before sending back the acknowledge response, the boot program checks for a receive error. If there was a receive error, the boot program transmits $0xX8$ (bit 3) and returns to the command wait state again. In this case, the upper four bits of the acknowledge response are undefined - they hold the same values as the upper four bits of the previously issued command.

If the 3rd byte is equal to any of the command codes listed in Table 19-4, the boot program echoes it back to the controller. When the Chip and protection bit erase command was received, the boot program echoes back a value of 0x40. If the 3rd byte is not a valid command, the boot program sends back 0xX1 (bit 0) to the controller and returns to the state in which it waits for a command (the third byte) again. In this case, the upper four bits of the acknowledge response are undefined - they hold the same values as the upper four bits of the previously issued command.

4. From the controller to the TMPM370FYDFG/FYFG

The 5th byte, transmitted from the target board to the controller, is the Chip Erase Enable command code (0x54).

5. From TMPM370FYDFG/FYFG to the Controller

The 6th byte, transmitted from the target board to the controller, is an acknowledge response to the 5th byte.

Before sending back the acknowledge response, the boot program checks for a receive error. If there was a receive error, the boot program transmits 0xX8 (bit 3) and returns to the command wait state again. In this case, the upper four bits of the acknowledge response are undefined - they hold the same values as the upper four bits of the previously issued command.

If the 5th byte is equal to any of the command codes to enable erasing, the boot program echoes it back to the controller. When the Chip and Protection Erase command was received, the boot program echoes back a value of 0x54 and then branches to the Chip Erase routine. If the 5th byte is not a valid command, the boot program sends back 0xX1 (bit 0) to the controller and returns to the state in which it waits for a command (the third byte) again. In this case, the upper four bits of the acknowledge response are undefined - they hold the same values as the upper four bits of the previously issued command.

6. From TMPM370FYDFG/FYFG to the Controller

The 7th byte indicates whether the Chip Erase command is normally completed or not.

At normal completion, completion code (0x4F) is sent.

When an error was detected, error code (0x4C) is sent.

7. The 9th byte is the next command code.

19.2.10.3Acknowledge Responses

The boot program represents processing states with specific codes. Table 19-8 to show the values of possible acknowledge responses to the received data. The upper four bits of the acknowledge response are equal to those of the command being executed. The 3rd bit indicates a receive error. The 0th bit indicates an invalid command error, a checksum error or a password error. The 1st bit and 2nd bit are always "0". Receive error checking is not done in I/O Interface mode.

Table 19-8 ACK Response to the Serial Operation Mode Byte

Note: **In the UART mode, if the baud rate setting cannot be set, the communication is stopped without any response.**

Table 19-9 ACK Response to the Command Byte

Note: **The upper four bits of the ACK response are the same as those of the previous command code.**

Table 19-10 ACK Response to the Checksum Byte

Note: **The upper four bits of the ACK response are the same as those of the operation command code. For example, it is 1 (N ; RAM transfer command data [7:4]) when password error occurs.**

19.2.10.4Determination of a Serial Operation Mode

The first byte from the controller determines the serial operation mode. To use UART mode for communications between the controller and the target board, the controller must firstly send a value of 0x86 at a desired baud rate to the target board. To use I/O Interface mode, the controller must send a value of 0x30 at 1/16 of the desired baud rate. Figure 19-4 shows the waveforms for the first byte in each mode.

Note: Between each point of A/B/C/D of Figure 19-4 is expressed as tAB, tAC, tAD, and tCD.

After RESET is released, the boot program monitors the first serial byte from the controller, with the SIO reception disabled, and calculates the intervals of tAB, tAC and tAD. Figure 19-5 shows a flowchart describing the steps to determine the intervals of tAB, tAC and tAD. As shown in the flowchart, the boot program captures timer counts when each time the logic transition occurs in the first serial byte. Consequently, the calculated tAB, tAC and tAD intervals tend to have slight errors. If the transfer goes at a high baud rate, the CPU might not be able to keep up with the speed of logic transitions at the serial receive pin. In particular, I/O Interface mode may have this problem since its baud rate is generally much higher than that for UART mode. To avoid such a situation, the controller should send the first serial byte at 1/16 of the desired baud rate.

The flowchart in Figure 19-5 shows how the boot program distinguishes between UART and I/O Interface modes. If the length of tAB is equal to or less than the length of tCD, the serial operation mode is determined as UART mode. If the length of tAB is greater than the length of tCD, the serial operation mode is determined as I/O Interface mode. Note that if the baud rate is too high or the timer operating frequency is too low, each timer value becomes small. It causes an unintentional behavior of the controller. To prevent this problem, reset UART mode within the programming routine.

For example, the serial operation mode may be determined to be I/O Interface mode when the intended mode is UART mode. To avoid such a situation, when UART mode is utilized, the controller should allow for a time-out period within which it expects to receive an echo-back (0x86) from the target board. The controller should give up the communication if it fails to get that echo-back within the allowed time. When I/O Interface mode is utilized, once the first serial byte has been transmitted, the controller should send the SCLK clock after a certain idle time to get an acknowledge response. If the received acknowledge response is not 0x30, the controller should give up further communications.

When the intended mode is I/O interface mode, the first byte does not have to be 0x30 as long as tAB is greater than tCD as shown above. 0x91, 0xA1 or 0xB1 can be sent as the first byte code to determine the falling edges of Point A and Point C and the rising edges of Point B and Point D. If tAB is greater than tCD and SIO is selected by the resolution of the operation mode determination, the second byte code is 0x30 even though the transmitted code on the first byte is not 0x30 (The first byte code to determine I/O interface mode is described as 0x30).

Figure 19-5 Serial Operation Mode Byte Reception Flowchart

19.2.10.5Password

The RAM Transfer command $(0x10)$ causes the boot program to perform password verification. Following an echo-back of the command code, the boot program verifies the contents of the 12-byte password area within the flash memory. The following table shows the password area of each product.

Note: **If a password is set to 0xFF (erased data area), it is difficult to protect data securely due to an easy-to-guess password. Even if Single Boot mode is not used, it is recommended to set a unique value as a password.**

If all these address locations contain the same bytes of data other than 0xFF, a password area error occurs as shown in Figure 19-7. In this case, the boot program returns an error acknowledge $(0x11)$ in response to the checksum byte (the 17th byte), regardless of whether the password sequence sent from the controller is all 0xFFs.

Receiving data (5th to 16th bytes) from the controller is compared to the password stored in the flash memory. All of the 12 bytes must match to pass the password verification. Otherwise, a password error occurs, which causes the boot program to reply an error acknowledge in response to the checksum byte (the 17th byte).

The password verification is performed even if the security function is enabled.

Figure 19-7 Password Area Verification Flowchart

19.2.10.6Checksum Calculation

The checksum byte for a series of bytes of data is calculated by adding the bytes together with ignoring the carries and calculating the 8-bit two's complement by using lower 8 bits. The controller must perform the same checksum operation in transmitting checksum bytes.

Example) To calculate the checksum for a series of 0xE5 and 0xF6:

Add the bytes together

 $0xE5 + 0xF6 = 0x1DB$

Calculate the two's complement by using lower 8 bits, and that is the checksum byte. Then send 0x25 to the controller.

 $0 - 0xDB = 0x25$

19.2.11General Boot Program Flowchart

Figure 19-8 shows an overall flowchart of the boot program.

19.3 On-board Programming of Flash Memory (Rewrite/Erase)

In on-board programming, the CPU is to execute software commands for rewriting or erasing the flash memory. The rewrite/erase control program should be prepared by the user beforehand. Because the flash memory content cannot be read while it is being written or erased, it is necessary to run the rewrite/erase program from the internal RAM after shifting to the user boot mode.

19.3.1 Flash Memory

Except for some functions, writing and erasing flash memory data are in accordance with the standard JEDEC commands.

In writing or erasing, use 32-bit data transfer command of the CPU to enter commands to the flash memory. Once the command is entered, the actual write or erase operation is automatically performed internally.

Table 19-12 Flash Memory Functions

Major functions	Description
Automatic page program	Writes data automatically per page.
Automatic chip erase	Erase the entire area of the flash memory automatically.
Automatic block erase	Erases a selected block automatically.
Protect function	The write or erase operation can be individually inhibited for each block.

19.3.1.1 Block Configuration

(1) TMPM370FYDFG/ FYFG

Figure 19-9 Block Configuration of Flash Memory (TMPM370FYDFG / FYFG)

19.3.1.2 Basic Operation

This flash memory device has the following two operation modes:

- The mode to read memory data (Read mode)
- The mode to automatically erase or rewrite memory data (Automatic operation)

Transition to the automatic mode is made by executing a command sequence while it is in the memory read mode. In the automatic operation mode, flash memory data cannot be read and any commands stored in the flash memory cannot be executed. In the automatic operation mode, any interrupt or exception generation cannot set the device to the read mode except when a hardware reset is generated. During automatic operation, be sure not to cause any exception other than reset and debug exceptions while a debug port is connected. Any exception generation cannot set the device to the read mode except when a hardware reset is generated.

(1) Read

When data is to be read, the flash memory must be set to the read mode. The flash memory will be set to the read mode immediately after power is applied, when CPU reset is removed, or when an automatic operation is normally terminated. In order to return to the read mode from other modes or after an automatic operation has been abnormally terminated, either the Read/reset command (a software command to be described later) or a hardware reset is used. The device must also be in the read mode when any command written on the flash memory is to be executed.

• Read / reset command and Read command (software reset)

When ID-Read command is used, the reading operation is terminated instead of automatically returning to the read mode. In this case, the Read/reset command can be used to return the flash memory to the read mode. Also, when a command that has not been completely written has to be canceled, the Read/reset command must be used. The Read command is used to return to the read mode after executing 32-bit data transfer command to write the data "0x0000_00F0" to an arbitrary address of the flash memory.

• With the Read/reset command, the device is returned to the read mode after completing the third bus write cycle.

(2) Command write

This flash memory uses the command control method. Commands are executed by executing a command sequence to the flash memory. The flash memory executes automatic operation commands according to the address and data combinations applied (refer to Command Sequence).

If it is desired to cancel a command write operation already in progress or when any incorrect command sequence has been entered, the Read/reset command is to be executed. Then, the flash memory will terminate the command execution and return to the read.

While commands are generally comprised of several bus cycles and the operation applying to the 32-bit (word) data transmission command to the flash memory is called "bus write cycle". The bus write cycles have a specific sequential order and the flash memory will perform an automatic operation when the sequence of the bus write cycle data and address of command write is operated in accordance with a predefined specific order. If any bus write cycle does not follow a predefined command write sequence, the flash memory will terminate the command execution and return to the read mode.

Note 1: **Command sequences are executed from outside the flash memory area.**

- Note 2: **Each bus write cycle must be sequentially executed by 32-bit data transmit command. While a command sequence is being executed, access to the flash memory is prohibited. Also, do not generate any interrupt (except debug exceptions when a debug port is connected). If such an operation is made, it may result in an unexpected read access to the flash memory, and the command sequencer may not be able to correctly recognize the command. While it may cause an abnormal termination of the command sequence, it also may cause an incorrect recognition of the command.**
- Note 3: **For the command sequencer to recognize a command, the device must be in the read mode prior to executing the command. Be sure to check before the first bus write cycle where FCFLCS <RDY / BSY> is set to "1". It is recommended to subsequently execute a Read command.**
- Note 4: **Upon issuing a command, if any address or data is incorrectly written, be sure to perform a software reset to return to the read mode again.**

19.3.1.3 Reset (Hardware reset)

A hardware reset is used to cancel the operational mode set by the command write operation when forcibly terminated during auto programming/erasing or abnormal termination in the automatic operation.

The flash memory has a reset input as the memory block and it is connected to the CPU reset signal. Therefore, when the RESET input pin of this device is set to VIL or when the CPU is reset due to any overflow of the watch dog timer, the flash memory will return to the read mode terminating any automatic operation that may be in progress. It should also be noted that applying a hardware reset during an automatic operation can result in incorrect rewriting of data. In such a case, be sure to perform the rewriting again.

Refer to Section "19.2.1 Reset Operation" for CPU reset operations. After a given reset input, the CPU will read the reset vector data from the flash memory and starts operation after the reset is removed.

19.3.1.4 Commands

(1) Automatic Page Program

Writing to a flash memory device is to change "1" data cells to "0" data cells. Any "0" data cell cannot be changed to a "1" data cell. For changing "0" data cells to "1" data cells, it is necessary to perform an erase operation.

The automatic page programming function of this device writes data of each page. The TMPM370FYDFG/FYFG contains 128 words in a page. A 128 word block is defined by the same [31:9] address. It starts from the address $[8:0] = 0x00$ and ends at the address $[8:0] = 0x1$ FF. This programming unit is hereafter referred to as a "page".

Writing to data cells is automatically performed by an internal sequencer and no external control by the CPU is required. The state of automatic page programming (whether it is in writing operation or not) can be checked by FCFLCS [0] <RDY/BSY>.

Also, any new command sequence is not accepted while it is in the automatic page programming mode. If it is desired to interrupt the automatic page programming, use the hardware reset function. If the operation is stopped by a hardware reset operation, it is necessary to once erase the page and then perform the automatic page programming again because writing to the page has not been normally terminated.

The automatic page programming operation is allowed only once for a page already erased. No programming can be performed twice or more. Note that rewriting to a page that has been once written requires execution of the automatic block erase or automatic chip erase command before executing the automatic page programming command again. Note that an attempt to rewrite a page two or more times without erasing the content may cause damages to the device.

No automatic verify operation is performed internally to the device. So, be sure to read the data programmed to confirm that it has been correctly written.

The automatic page programming operation starts when the third bus write cycle of the command cycle is completed. After the fifth bus write cycle, data will be written sequentially starting from the next address of the address specified in the fourth bus write cycle (in the fourth bus write cycle, the page top address will be command written) (32 bits of data is input at one time). Be sure to use the 32-bit data transfer command in writing commands after the fourth bus cycle. At this time, any 32-bit data transfer commands shall not be placed across word boundary. After the fifth bus write cycle, data is command written to the same page area. Even if it is desired to write the page only partially, it is required to perform the automatic page programming for the entire page. In this case, the address input for the fourth bus write cycle shall be set to the top address of the page. Be sure to perform command write operation with the input data set to "1" for the data cells not to be set to "0". For example, if the top address of a page is not to be written, set the input data in the fourth bus write cycle to 0xFFFFFFFF as a command write.

Once the third bus cycle is executed, the automatic page programming is in operation. This condition can be checked by monitoring FCFLCS<RDY / BSY>. Any new command sequence is not accepted while it is in automatic page programming mode. If it is desired to stop operation, use the hardware reset function. Be careful in doing so because data cannot be written normally if the operation is interrupted. When a single page has been command written with normally terminating the automatic page writing process, FCFLCS<RDY / BSY> is set to "1" then it returns to the read mode.

When multiple pages are to be written, it is necessary to execute the page programming command for each page because the number of pages to be written by a single execution of the automatic page program command is limited to only one page. It is not allowed for automatic page programming to process input data across pages.

Data cannot be written to a protected block. When automatic programming is finished, it automatically returns to the read mode. This condition can be checked by monitoring FCFLCS<RDY/BSY>. If automatic programming has failed, the flash memory is locked in the current mode and will not return to the read mode. For returning to the read mode, it is necessary to execute hardware reset to reset the flash memory or the device. In this case, while writing to the address has failed, it is recommended not to use the device or not to use the block that includes the failed address.

Note: **Software reset becomes ineffective after the fourth bus write cycle of the automatic page programming command.**

(2) Automatic chip erase

The automatic chip erase operation starts when the sixth bus write cycle of the command cycle is completed.

This condition can be checked by monitoring FCFLCS<RDY / BSY>. While no automatic verify operation is performed internally to the device, be sure to read the data to confirm that data has been correctly erased. Any new command sequence is not accepted while it is in an automatic chip erase operation. If it is desired to stop operation, use the hardware reset function. If the operation is forced to stop, it is necessary to perform the automatic chip erase operation again because the data erasing operation has not been normally terminated.

Also, any protected block cannot be erased. If all the blocks are protected, the automatic chip erase operation will not be performed and it returns to the read mode after completing the sixth bus read cycle of the command sequence. When an automatic chip erase operation is normally terminated, it automatically returns to the read mode. If an automatic chip erase operation has failed, the flash memory is locked in the current mode and will not return to the read mode.

For returning to the read mode, it is necessary to execute hardware reset to reset the device. In this case, the failed block cannot be detected. It is recommended not to use the device anymore or to identify the failed block by using the block erase function for not to use the identified block anymore.

(3) Automatic block erase (for each block)

The automatic block erase operation starts when the sixth bus write cycle of the command cycle is completed.

This status of the automatic block erase operation can be checked by monitoring FCFLCS <RDY / BSY>. While no automatic verify operation is performed internally to the device, be sure to read the data to confirm that data has been correctly erased. Any new command sequence is not accepted while it is in an automatic block erase operation. If it is desired to stop operation, use the hardware reset function. In this case, it is necessary to perform the automatic block erase operation again because the data erasing operation has not been normally terminated.

Also, any protected block cannot be erased. If an automatic block erase operation has failed, the flash memory is locked in the mode and will not return to the read mode. In this case, execute hardware reset to reset the device.

(4) Automatic programming of protection bits (for each block)

This device is implemented with protection bits. This protection can be set for each block. See Table 19-16 for table of protection bit addresses. This device assigns 1 bit to 1 block as a protection bit. The applicable protection bit is specified by PBA in the seventh bus write cycle. By automatically programming the protection bits, write and/or erase functions can be inhibited (for protection) individually for each block. The protection status of each block can be checked by FCFLCS <BLPRO> to be described later. This status of the automatic programming operation to set protection bits can be checked by monitoring FCFLCS <RDY/BSY>. Any new command sequence is not accepted while automatic programming is in progress to program the protection bits. If it is desired to stop the programming operation, use the hardware reset function. In this case, it is necessary to perform the programming operation again because the protection bits may not have been correctly programmed. If all the protection bits have been programmed, all FCFLCS <BLPRO> are set to "1" indicating that it is in the protected state. This disables subsequent writing and erasing of all blocks.

Note: **Software reset is ineffective in the seventh bus write cycle of the automatic protection bit programming command. FCFLCS <RDY/BSY> turns to "0" after entering the seventh bus write cycle.**

(5) Automatic erasing of protection bits

Different results will be obtained when the automatic protection bit erase command is executed depending on the status of the protection bits and the security bits. It depends on whether all <BLPRO> in the FCFLCS register are set to "1" or not, when FCSECBIT<FCSECBIT> is set to "1". Be sure to check the value of FCFLCS <BLPRO> before executing the automatic protection bit erase command. See Chapter "Protect/security function" for details.

• When all the FCFLCS <BLPRO> are set to "1" (all the protection bits are programmed):

When the automatic protection bit erase command is command written, the flash memory is automatically initialized within the device. When the seventh bus write cycle is completed, the entire area of the flash memory data cells is erased and then the protection bits are erased. This operation can be checked by monitoring FCFLCS <RDY/BSY>. If the automatic operation to erase protection bits is normally terminated, FCFLCS will be set to "0x00000001". Since no automatic verify operation is performed internally to the device, be sure to read the data to confirm that it has been correctly erased. For returning to the read mode while the automatic operation after the seventh bus cycle is in progress, it is necessary to use the hardware reset to reset the device. If this is done, it is necessary to check the status of protection bits by FCFLCS <BLPRO> after retuning to the read mode and perform either the automatic protection bit erase, automatic chip erase, or automatic block erase operation, as required.

• When FCFLCS <BLPRO> include "0" (not all the protection bits are programmed):

If the automatic protection bit is cleared to "0", the protection condition is canceled. With this device, protection bits can be programmed to an individual block and performed biterase operation in the four bits unit as shown in Table 19-16. The target bits are specified in the seventh bus write cycle.The protection status of each block can be checked by FCFLCS <BLPRO> to be described later. This status of the programming operation for automatic protection bits can be checked by monitoring FCFLCS <RDY/BSY>. When the automatic operation to erase protection bits is normally terminated, the protection bits of FCFLCS <BLPRO> selected for erasure are set to "0".

In any case, any new command sequence is not accepted while it is in an automatic operation to erase protection bits. If it is desired to stop the operation, use the hardware reset function. When the automatic operation to erase protection bits is normally terminated, it returns to the read mode.

Note: **The FCFLCS <RDY / BSY> bit is "0" while in automatic operation and it turns to "1" when the automatic operation is terminated.**

(6) ID-Read

Using the ID-Read command, you can obtain the type and other information on the flash memory contained in the device. The data to be loaded will be different depending on the address [15:14] of the fourth and subsequent bus write cycles (recommended input data is 0x00). After the fourth bus write cycle, when an arbitrary flash memory area is read, the ID value will be loaded. Once the fourth bus write cycle of an ID-Read command has passed, the device will not automatically return to the read mode. In this condition, the set of the fourth bus write cycle and ID-Read commands can be repeatedly executed. For returning to the read mode, use the Read/reset command or hardware reset command.

19.3.1.5 Flash control / status register

Base Address = 0x41FF_F000

Note: **Do not access to the reserved address.**

(1) FCFLCS (Flash control register)

- Note 1: This command must be issued in the ready state. Issuing the command in the busy state may disable both correct command transmission and further command input. To exit from the condition, execute system reset. System reset requires at least 0.5 µs regardless of the system clock frequency. In this condition, it takes approx. 2 ms to enable reading after reset.
- Note 2: The value varies depending on protection applied.

(2) FCSECBIT (Security bit register)

Note: **This register is initialized by cold reset.**

19.3.1.6 List of Command Sequences

Table 19-13 shows the address and the data of each command of flash memory.

Bus cycles are "bus write cycles" except for the second bus cycle of the Read command, the fourth buscycle of the Read/reset command, and the fifth bus cycle of the ID-Read command. Bus write cycles are executed by 32-bit (word) data transfer commands. (In the following table, only lower 8 bits data are shown.)

See Table 19-14 for the detail of the address bit configuration. Use a value of "Addr." in the Table 19-13 for the address [15:8] of the normal command in the Table 19-14.

Note: **Always set "0" to the address bits [1:0] in the entire bus cycle.**

Supplementary explanation

- RA: Read address
- RD: Read data
- IA: ID address
- ID: ID data
- PA: Program page address
	- PD: Program data (32 bit data)

After fourth bus cycle, enter data in the order of the address for a page.

- BA: Block address
- PBA: Protection bit address

19.3.2 Address bit configuration for bus write cycles

Table 19-14 is used in conjunction with "Table 19-13 Flash Memory Access from the Internal CPU".

Address setting can be performed according to the normal bus write cycle address configuration from the first bus cycle. "0" is recommended" in the Table 19-14 Address Bit Configuration for Bus Write Cycles can be changed as necessary.

As block address, specify any address in the block to be erased.

Refer to 19.3.1.1 for Block Configuration.

Table 19-14 Block Address Table

Block	Address (User boot mode)	Address (Single boot mode)	Size (Kbyte)
4	0x0000 0000 to 0x0000 3FFF	0x3F80 0000 to 0x3F80 3FFF	16
5	0x0000 4000 to 0x0000 7FFF	0x3F80_4000 to 0x3F80_7FFF	16
3	0x0000 8000 to 0x0000 FFFF	0x3F80 8000 to 0x3F80 FFFF	32
2	0x0001 0000 to 0x0001 FFFF	0x3F81_0000 o 0x3F81_FFFF	64
	0x0002 0000 to 0x0002 FFFF	0x3F82_0000 to 0x3F82_FFFF	64
0	0x0003 0000 to 0x0003 FFFF	0x3F83 0000 to 0x3F83 FFFF	64

Note:**As for the addresses from the first to the fifth bus cycles, specify the upper addresses of the blocks to be erased.**

	Protection bit	The seventh bus write cycle address							
Block		Address $[18]$	Address $[17]$	Address $[16]$	Address [15:11]	Address $[10]$	Address [9]	Address [9]	
Block ₀	<blpro[0]></blpro[0]>	$\mathbf 0$	$\mathbf 0$			Ω	Ω		
Block1	<blpro[1]></blpro[1]>	0	$\mathbf 0$	Fixed to "0".			Ω		
Block ₂	<blpro[2]></blpro[2]>	$\mathbf 0$	$\mathbf 0$					0	
Block3	<blpro[3]></blpro[3]>	$\mathbf 0$	$\mathbf 0$						
Block4	<blpro[4]></blpro[4]>	0	1				Ω	Ω	
Block ₅	<blpro[5]></blpro[5]>	0				Ω			

Table 19-15 Protection Bit Programming Address Table

Table 19-16 Protection Bit Erase Address Table

Note:**The protection bit erase command cannot erase by individual block.**

Table 19-17 The ID-Read command's fourth bus write cycle ID address (IA) and the data to be read by the following 32-bit data transfer command (ID)

19.3.2.1 Flowchart

Automatic Page Programming Command Sequence (Address / Command)

Figure 19-10 Automatic Programming

Note: **Command sequence is executed by 0x54xx or 0x55xx.**

Figure 19-11 Automatic Erase

Note: **Command sequence is executed by 0x54xx or 0x55xx.**

20. ROM protection

20.1 Outline

The TMPM370FYDFG/FYFG offers two kinds of ROM protection/ security functions.

One is a write/ erase-protection function for the internal flash ROM data.

The other is a security function that restricts internal flash ROM data readout and debugging.

20.2 Future

20.2.1 Write/ erase-protection function

The write/ erase-protection function enables the internal flash to prohibit the writing and erasing operation for each block.

To activate the function, write "1" to the corresponding bits to a block to protect. Writing "0" to the bits cancels the protection.

The protection settings of the bits can be monitored by the FCFLCS <BLPRO[5:0]> bit. See the chapter "Flash" for programming details.

20.2.2 Security function

The security function restricts flash ROM data readout and debugging.

This function is available under the conditions shown below.

- 1. The FCSECBIT <SECBIT> bit is set to"1".
- 2. All the protection bits (the FCFLCS<BLPRO> bits) used for the write/erase-protection function are set to "1".

Note: The FCSECBIT <SECBIT> bit is set to "1" at a power-on reset right after power-on.

Table 20-1 shows details of the restrictions by the security function.

Table 20-1 Restrictions by the security function

20.3 Register

Base Address = 0x41FF_F000

Note: **Access to the "Reserved" area is prohibited.**

20.3.1 FCFLCS (Flash control register)

Note 1: This command must be issued in the ready state. Issuing the command in the busy state may disable both correct command transmission and further command input. To exit from the condition, execute system reset. System reset requires at least 0.5 ms regardless of the system clock frequency. In this condition, it takes approx. 2 ms to enable reading after reset.

Note 2: The value varies depending on protection applied.

20.3.2 FCSECBIT(Security bit register)

Note: This register is initialized by cold reset .

20.4 Writing and erasing

Writing and erasing protection bits are available with a single chip mode, single boot mode and writer mode.

20.4.1 Protection bits

Writing to the protection bits is done on block-by-block basis.

When the settings for all the blocks are "1", erasing must be done after setting the FCSECBIT <SECBIT> bit to "0". Setting "1" at that situation erases all the protection bits. To write and erase the protection bits, command sequence is used.

See the capter "Flash" for details

20.4.2 Security bit

The FCSECBIT <SECBIT> bit that activates security function is set to "1" at a power-on reset right after power-on.

The bit is rewritten by the following procedure.

- 1. Write the code 0xa74a9d23 to FCSECBIT register.
- 2. Write data within 16 clocks from the above.1.

Note:The above procedure is enabled only when using 32-bit data transfer command.

21. Debug Interface

21.1 Specification Overview

The TMPM370FYDFG/FYFG contains the Serial Wire JTAG Debug Port (SWJ-DP) unit for interfacing with the Debug interface and the Embedded Trace Macrocell™ (ETM) unit for trace output. Trace data is output to the dedicated pins (TRACEDATA[0] to [1], SWV) via the on-chip Trace Port Interface Unit (TPIU).

21.2 Features of SWJ-DP

SWJ-DP supports the two-pin Serial Wire Debug Port (SWDCK, SWDIO) and the JTAG Debug Port (TDI, TDO, TMS, TCK, TRST).

21.3 Features of ETM

ETM supports two data signal pins (TRACEDATA[0] to [1]), one clock signal pin (TRACECLK) and trace output from SWV.

21.4 Pin Functions

The debug interface pins can also be used as general-purpose ports. The PB3 and PB4 are shared between the JTAG debug port function and the serial wire debug port function. The PB5 is shared between the JTAG debug port function and the SWV trace output function.

SWJ-DP	Name of		JTAG debug function		SW debug			
Pin name	port	1/O	Description	1/O	Description			
TMS/SWDIO	PB ₃	Input	JTAG Test Mode Selection	1/O	Serial Wire Data Input/Output			
TCK/SWCLK	PB ₄	Input	JTAG Test Check	Input	Serial Wire Clock			
TDO/SWV	PB ₅	Output	JTAG Test Data Output	(Input) (Note1)	(Serial Wire Viewer Output)			
TDI	PB ₆	Input	JTAG Test Data Input					
TRST	PB7	Input	JTAG Test RESET					
TRACECLK	PB ₀	Output	TRACE Clock Output					
TRACEDATA0	PB ₁	Output	TRACE DATA Output0					
TRACEDATA1	PB ₂	Output	TRACEDATA Output1					

Table 21-1 SWJ-DP, ETM function

Note: In case of enabling SWV function

After reset, the PB3, PB4, PB5, PB6 and PB7 are configured as debug port function pins. The functions of other debug interface pins need to be programmed as required. Debug interface pins can use general purpose port that is not use debug interface.

Table 21-2 below summarizes the debug interface pin functions and related port settings after reset.

Initial	Port	Debug	Port Setting After Reset (-; No register)							
Setting	(Bit name)	Function	Function (PBFR)	Input (PBIE)	Output (PBCR)	Open Drain (PBOD)	Pull-up (PBPUP)	Pull- down (PBPDN)		
PORT	PB ₀	TRACECLK	$\mathbf 0$	Ω	$\mathbf 0$	$\mathbf 0$	0	Ω		
PORT	PB ₁	TRACEDATA0	$\mathbf 0$	Ω	$\mathbf 0$	$\mathbf 0$	0	Ω		
PORT	PB ₂	TRACEDATA1	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	0	0	$\mathbf 0$		
DEBUG	PB ₃	TMS/SWDIO	1	1	1	$\mathbf 0$	1	Ω		
DEBUG	PB ₄	TCK/SWCLK	1	1	$\mathbf 0$	Ω	0			
DEBUG	PB ₅	TDO/SWV	1	Ω	1	Ω	$\mathbf 0$	Ω		
DEBUG	PB ₆	TDI	1	1	$\mathbf 0$	0	1	$\mathbf 0$		
DEBUG	PB7	TRST			$\mathbf 0$	$\mathbf 0$		Ω		

Table 21-2 Debug interface pins and port setting after reset

When using a low power consumption mode, take note of the following points.

- Note 1: If PB3 and PB5 are configured as debug function pins, output continues to be enabled even in STOP mode regardless of the setting of the CGSTBYCR<DRVE>.
- Note 2: If PB4 is configured as a debug function pin, it prevents a low power consumption mode from being fully effective. Configure PB4 to function as a general-purpose port if the debug function is not used.

21.5 Connection with a Debug Tool

21.5.1 How to connect

For how to connect a debug tool, refer to the method recommended by each manufacture.Debug interface pins have pull-up or pull-down register. When connect with pull-up or pull-down riggers, be sure their settings.

21.5.2 When use general purpose port

When debugging, do not change setting debug interface to general purpose port by program. Then, MCU will be unable to control signals received from the debugging tools and can not continue debugging. According to the usage of the debug interface pins, be sure their setting.

	Using Debug Interface (O:Enable, -: Disable)									
Usage	TRST	TDI	TDO/ SWV	TCK/ SWCLK	TMS/ SWDIO	TRACE DATA1	TRACE DATA0	TRACE CLK		
JTAG+SW (After RESET)	Ω	Ω	Ω	\overline{O}	Ω					
JTAG+SW (non TRST)		\mathbf{O}	Ω	\mathbf{O}	Ω					
JTAG+TRACE	Ω	Ω	Ω	Ω	Ω	Ω	Ω	Ω		
SW				\mathbf{O}	Ω					
SW+SWV	$\overline{}$		Ω	Ω	Ω					
Disable Debug function										

Table 21-3 Debug Interface

21.6 Peripherals operation during HALT mode

When Break during debugging, Cortex-M3 CPU core going into HALT mode. Watch dog timer (WDT) is stopped counting automatically. And 16bit timer/counter can specify the status (continue operating or stop) in HALT mode. Other peripherals are continue operating.

22. Electrical Characteristics

22.1 Absolute Maximum Ratings

Note 1: Absolute maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions. The equipment manufacturer should design so that no Absolute maximum rating value is exceeded with respect to current, voltage, power consumption, temperature, etc. Exposure to conditions beyond those listed above may cause permanent damage to the device or affect device reliability, which could increase potential risks of personal injury due to IC blowup and/or burning.

Note 2: **VDD** = **DVDD5E** = **DVDD5** = **RVDD5** = **AVDD5A** = **AVDD5B** = **AMPVDD5**

22.2 DC Electrical Characteristics (1/2)

 $DVSS = AVSSA = AVSSB = AMPVSS = 0V$, Ta = -40 to 85 °C

Note 1: Ta = 25 °C, DVDD5 = DVDD5E = AVDD5A = AVDD5B = RVDD5 = AMPVDD5 = 5V, unless otherwise noted.

Note 2: The same voltage must be supplied to DVDD5, DVDD5E, DVDD5A, DVDD5B, RVDD5 and AMPVDD5.

Note 3: It is a voltage range in the case of Power-on or Power-off (when VLTD disabled). In the range whose Power-line is 3.9V ≤ VDD < 4,5V, does not guarantee a 12-bit A/D converter, OpAMP/Comparator, and AC electrical Characteristics. Please refer to a figure (Powe on Sequence (Using Power On Reset only)) for details.

Note 4: VOUT15 and VOUT3 pin should be connected to GND via same value of capacitance. The IC outside can not have the power supply from VOUT15 and VOUT3.

Note 5: VDD = DVDD5E = DVDD5 = RVDD5 = AVDD5A = AVDD5B = AMPVDD5

22.3 DC Electrical Characteristics (2/2)

DVDD5 = DVDD5E =RVDD5 = AVDD5A = AVDD5B = AMPVDD5 = 4.5 V to 5.5 V, Ta = -40 to 85 °C

Parameter	Symbol	Rating	Min.	Typ. (Note 1)	Max.	Unit
NORMAL (Note 2) Gear 1/1		$fsys = 80 MHz$	$\overline{}$	70	80	mA
IDLE (Note 4) Gear 1/1	PDD			21	30	
STOP			$\overline{}$		11	mA

Note 1: Ta=25°C, DVDD5 = DVDD5E = AVDD5A = AVDD5B = RVDD5 = AMPVDD5 = 5V, unless otherwise. Note 2: I_{DD} NORMAL:

All functions operates excluding A/D, Op amp and Comparator.

Note 3: A/D reference voltage supply can not go into off state.

Note 4: I_{DD} IDLE :

All peripheral functions stopped.
22.4 12-bit ADC Electrical Characteristics

DVDD5 = RVDD5 = AVDD5A / VREFHA = AVDD5B / VREFHB = 4.5 V to 5.5 V $DVSC = AVCCA / VDEELA = AVCCD / VDEEID = 0V. To = -40 to 95$

Note 1: Current for one unit of ADC.

Note 2: A/D reference voltage supply can not go into off state.

Note 3: 1LSB = (AVDD − AVSS)/4096 [V]

Note 4: AVDD = AVDD5A = AVDD5B, AVSS = AVSSA = AVSSB

Note 5: The characteristic is measured under the condition in which the only ADC is operating.

22.5 Op-Amps Electrical Characteristics

TOSHIBA

 $DVDD5 = RVDD5 = AVDD5A/VREFHA = AVDD5B/VREFHB = 4.5 V to 5.5 V$ DVSS = AVSSA/VREFLA = AVSSB/VREFLB = 0V, Ta = −40 to 85 °C

Note 1: Gain can be selected among ×2.5, ×3, ×3.5, ×4, ×6 and ×8 by register setting. Note 2: Slew rate means a slant till the output of amplifier reaches AVDD-0.001×AVDD. Note 3: $AVDD = AVDD5A = AVDD5B = 4.5$ to $5.5V$, $AVSS = AVSSA = AVSSB = 0V$

22.6 Comparator Electrical Characteristics

 $DVDD5 = RVDD5 = AVDD5A/VREFHA = AVDD5B/VREFHB = 4.5 V to 5.5 V$ DVSS = AVSSA/VREFLA = AVSSB/VREFLB = 0V, Ta = −40 to 85 °C

Note 1: 1.0V ≤ VREF ≤ AVDD − 0.2V

Note 2: The case that VIN varies from VREF−100mV to VREF+100mV or from VREF+100mV to VREF−100mV.

Note 3: $AVDD = AVDD5A = AVDD5B = 4.5$ to $5.5V$, $AVSS = AVSSA = AVSSB = 0V$

22.7 AC Electrical Characteristics

22.7.1 AC measurement condition

AC measurement condition

- Output levels: High = $0.8 \times VDD$ / Low = $0.2 \times VDD$
- Input levels: Refer to low-level input voltage and high-level input voltage in DC Electrical Characteristics.
- Load capacity : $CL = 30pF$

Note:VDD = DVDD5E = DVDD5 = AVDD5A = AVDD5B = AMPVDD5

22.7.2 Serial Channel Timing (SIO/UART)

22.7.2.1 I/O Interface mode (VDD=4.5V to 5.5V)

In the table below, the letter x represents the period of the system clock (fsys). It varies depending on the programming of the clock gear function.

(1) SCLK input mode (Ta = -40 to 85°C)

[Input]

[Output]

Note 1: SCLK rise or fall:

Measured relative to the programmed active edge of SCLK.

Note 2: A calculated value should use it the SCLK cycle of the range which is not subtracted.

Note 3: t_{OSS} shows the minimum which is not subtracted.

(2) SCLK Output mode (Ta = -40 to 85 $^{\circ}$ C)

[Output]

Note 1: A calculated value should use it the SCLK cycle of the range which is not subtracted. Note 2: t_{OSS} shows the minimum which is not subtracted.

Figure 22-1 Serial channel timing(SIO/UART)

22.7.3 Event Counter

The character x shows the period of the clock for TMRB. The clock of TMRB is the same cycle as a system clock (fsys). It varies depending on the programming of the clock gear function.

Ta = -40 to 85 $^{\circ}$ C (1 to 80MHz)

22.7.4 Capture

The character x shows the period of the clock for TMRB. The clock of TMRB is the same cycle as a system clock (fsys). It varies depending on the programming of the clock gear function.

Ta = -40 to 85 \degree C (1 to 80MHz)

22.7.5 External Interrupt

In the table below, the letter x represents the period of the system clock (fsys).

Ta= -40 to 85 \degree C (1 to 80MHz)

1. Except STOP release interrupts

2. STOP Release Interrupts

22.7.6 Debug Communication

22.7.6.1 AC measurement condition

- Output levels : High = $0.7 \times$ DVDD5, Low = $0.3 \times$ DVDD5
- Load capacitance : $CL(TRACECLK) = 25pF$, $CL(TRACEDATA) = 20pF$

22.7.6.2 SWD Interface

22.7.6.3 JTAG Interface

Figure 22-2 JTAG and SWD communication timing

22.7.7 TRACE Output

AC measurement condition

- Output levels : High = $0.7 \times$ DVDD5, Low = $0.3 \times$ DVDD5
- Load capacitance : CL(TRACECLK) = 25pF, CL(TRACEDATA) = 20pF

Figure 22-3 TRACE communication timing

22.7.8 Flash Characteristics

22.8 Oscillation Circuit

Figure 22-4 High-frequency oscillation connection

Note 1: The load value of the oscillator is the sum of loads (C1 and C2) and the floating load of the actual assembled board. There is a possibility of operating error when using C1 and C2 values in the table below. When designing the board, design the minimum length pattern around the oscillator. We also recommend that oscillator evaluation be carried out using the actual board.

Note 2: Do not be driven X1/X2 by external driver.

The TX03 has been evaluated by the oscillator vender below. Use this information when selecting external parts.

22.8.1 Recommended ceramic oscillator

The TX03 recommends the high-frequency oscillator by Murata Manufacturing Co., Ltd.

Please refer to the following URL for details.

http://www.murata.co.jp

22.9 Notes on the power on

Note for usage of Port L(PL0 and PL1 pin) when power on.

When power on, until VDD reach operation voltage and passed 200 μ s, port L(PL0 and PL1 pin) must be OPEN or to supply "Low" level (less than 0.5V).

It is necessary to same measures that the power supply voltage dropped during operating, reset signal is generated by power on reset circuit, and power supply line rising again.

Note: VDD = DVDD5 = RVDD5 = DVDD5A = DVDD5B = DVDD5E = AMPVDD5

22.9.1 Using Power On Reset only

- Note 1: When you start a power supply using built-in power on reset, DVDD5 and RVDD5 terminal should start a power supply to reach the recommendation operation voltage range (3.9 to 5.5V) within 3 ms.
- Note 2: Please choose arbitrary disregard levels after the start of a microcomputer of operation in a voltage detector circuit (VLTD), and enable operation.

Figure 22-5 Powe on Sequence (Using Power On Reset only)

Note 1: VDD =DVDD5 = RVDD5 = AVDD5A = AVDD5B = AMPVDD5

- Note 2: Since power-on-reset release voltage (V_{PORH}) and power-on-reset detection voltage(V_{PORI}) are changed relatively, detection voltage does not reverse them.
- Note 3: If power supply voltage becomes V_{PORL} or less, power on reset will start.
- Note 4: A voltage detector circuit (VLTD) is initialized (= VLTD is disable) by power-on-reset generating.

TOSHIBA

22.9.2 Using External Reset

22.9.2.1 IN case of the time of external reset shorter then POR

Figure 22-6 Power on Sequence (Using POR and External reset) (1)

Note: VDD =DVDD5 = RVDD5 = AVDD5A = AVDD5B = AMPVDD5

22.9.2.2 IN case of the time of external reset longer then t_{PWUP}

Figure 22-7 Power on Sequence (Using POR and External reset) (2)

Note 1: VDD =DVDD5 = RVDD5 = AVDD5A = AVDD5B = AMPVDD5

22.9.2.3 IN case of the rising time of power line longer then t_{PWUP}

Figure 22-8 Power on Sequence (t_{DVDD} > t_{PWUP})

Note 1: VDD =DVDD5 = RVDD5 = AVDD5A = AVDD5B = AMPVDD5 Note 2: In this case, must be reset from RESET pin.

23. Package Dimensions

23.1 Type: P-QFP100-1420-0.65Q

Dimensions Unit: mm

Pin detail

23.2 Type: P-LQFP100-1414-0.50H

Dimensions

Unit: mm

RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS**.
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Toshiba](https://www.mouser.com/toshiba-semiconductors): [TMPM370FYFG](https://www.mouser.com/access/?pn=TMPM370FYFG)