CD4026B, CD4033B Types

CMOS
Decade Counters/Dividers

High-Voltage Types (20-Volt Rating)
With Decoded 7-Segment Display Outputs and:
  Display Enable — CD4026B
  Ripple Blanking — CD4033B

■ CD4026B and CD4033B each consist of a 5-stage Johnson decade counter and an output decoder which converts the Johnson code to a 7-segment decoded output for driving one stage in a numerical display.

These devices are particularly advantageous in display applications where low power dissipation and/or low package count are important.

Inputs common to both types are CLOCK, RESET, & CLOCK INHIBIT; common outputs are CARRY OUT and the seven decoded outputs (a, b, c, d, e, f, g). Additional inputs and outputs for the CD4026B include DISPLAY ENABLE input and DISPLAY ENABLE and UNGATED "C-SEGMENT" outputs. Signals peculiar to the CD4033B are RIPPLE-BLANKING INPUT AND LAMP TEST INPUT and a RIPPLE-BLANKING OUTPUT.

A high RESET signal clears the decade counter to its zero count. The counter is advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal is high. The CLOCK INHIBIT signal can be used as a negative-edge clock if the clock line is held high. Antilock gating is provided on the JOHNSON counter, thus assuring proper counting sequence. The CARRY-OUT (C_{out}) signal completes one cycle every ten CLOCK INPUT cycles and is used to clock the succeeding decade directly in a multi-decade counting chain.

The seven decoded outputs (a, b, c, d, e, f, g) illuminate the proper segments in a seven

segment display device used for representing the decimal numbers 0 to 9. The 7-segment outputs go high on selection in the CD4033B; in the CD4026B these outputs go high only when the DISPLAY ENABLE IN is high.

Features:

■ Counter and 7-segment decoding in one package
■ Easily interfaced with 7-segment display types
■ Fully static counter operation: DC to 6 MHz (typ.) at V_{DD}=10 V
■ Ideal for low-power displays
■ Display enable output (CD4026B)
■ "Ripple blanking" and lamp test (CD4033B)
■ 100% tested for quiescent current at 20 V
■ Standardized, symmetrical output characteristics
■ 5-V, 10-V, and 15-V parametric ratings
■ Schmitt-triggered clock inputs
■ Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications

■ Decade counting 7-segment decimal display
■ Frequency division 7-segment decimal displays
■ Clocks, watches, timers (e.g. ÷60, ÷ 60, ÷ 12 counter/display)
■ Counter/display driver for meter applications

CD4026B FUNCTIONAL DIAGRAM

CD4033B FUNCTIONAL DIAGRAM

TERMINAL DIAGRAMS

Top View

CD4026B

Top View

CD4033B

MAXIMUM RATINGS, *Absolute-Maximum Values:*

DC SUPPLY-VOLTAGE RANGE, (V_{DD})
  Voltages referenced to V_{SS} Terminal) .... −0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS .... −0.5V to V_{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT .... ±10mA
POWER DISSIPATION PER PACKAGE (P_D):
  For T_A = −55°C to +100°C 500mW
  For T_A = +100°C to +125°C.............................. Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
  FOR T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW
OPERATING-TEMPERATURE RANGE (T_A)... −55°C to +125°C
STORAGE TEMPERATURE RANGE (T_{stg}) .... −65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
  At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max .... +265°C

CD4026B, CD4033B Types

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V_{DD} (V)	LIMITS MIN.	LIMITS MAX.	UNITS
Supply-Voltage Range (For T_A = Full Package Temperature Range)		3	18	V
Clock Input Frequency, f_{CL}	5	—	2.5	
	10	—	5.5	MHz
	15	—	8	
Clock Pulse Width, t_{WCL}	5	220	—	
	10	100	—	
	15	80	—	
Clock Rise and Fall Time, t_{rCL}, t_{fCL}	5	—		
	10	—	Unlimited	
	15	—		
Clock Inhibit Set Up Time, t_{SU}	5	200	—	
	10	50	—	
	15	30	—	ns
Reset Pulse Width, t_W	5	200	—	
	10	100	—	
	15	50	—	
Reset Removal Time	5	30	—	
	10	15	—	
	15	10	—	

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	V_O (V)	V_{IN} (V)	V_{DD} (V)	−55	−40	+85	+125	+25 Min.	+25 Typ.	+25 Max.	UNITS
Quiescent Device Current, I_{DD} Max.	—	0,5	5	5	5	150	150	—	0.04	5	
	—	0,10	10	10	10	300	300	—	0.04	10	µA
	—	0,15	15	20	20	600	600	—	0.04	20	
	—	0,20	20	100	100	3000	3000	—	0.08	100	
Output Low (Sink) Current I_{OL} Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	—	
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	—	
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	—	
Output High (Source) Current, I_{OH} Min.	4.6	0,5	5	−0.64	−0.61	−0.42	−0.36	−0.51	−1	—	mA
	2.5	0,5	5	−2	−1.8	−1.3	−1.15	−1.6	−3.2	—	
	9.5	0,10	10	−1.6	−1.5	−1.1	−0.9	−1.3	−2.6	—	
	13.5	0,15	15	−4.2	−4	−2.8	−2.4	−3.4	−6.8	—	
Output Voltage: Low-Level, V_{OL} Max.	—	0,5	5	0.05				—	0	0.05	
	—	0,10	10	0.05				—	0	0.05	
	—	0,15	15	0.05				—	0	0.05	V
Output Voltage: High-Level, V_{OH} Min.	—	0,5	5	4.95				4.95	5	—	
	—	0,10	10	9.95				9.95	10	—	
	—	0,15	15	14.95				14.95	15	—	
Input Low Voltage, V_{IL} Max.	0.5, 4.5	—	5	1.5				—	—	1.5	
	1, 9	—	10	3				—	—	3	
	1.5, 13.5	—	15	4				—	—	4	V
Input High Voltage, V_{IH} Min.	0.5, 4.5	—	5	3.5				3.5	—	—	
	1, 9	—	10	7				7	—	—	
	1.5, 13.5	—	15	11				11	—	—	V
Input Current I_{IN} Max.	—	0,18	18	±0.1	±0.1	±1	±1	—	$\pm10^{-5}$	±0.1	µA

CD4026B

When the DISPLAY ENABLE IN is low the seven decoded outputs are forced low regardless of the state of the counter. Activation of the display only when required results in significant power savings. This system also facilitates implementation of display-character multiplexing.

The CARRY OUT and UNGATED "C-SEGMENT" signals are not gated by the DISPLAY ENABLE and therefore are available continuously. This feature is a requirement in implementation of certain divider functions such as divide-by-60 and divide-by-12.

CD4033B

The CD4033B has provisions for automatic blanking of the non-significant zeros in a multi-digit decimal number which results in an easily readable display consistent with normal writing practice. For example, the number 0050.0700 in an eight digit display would be displayed as 50.07. Zero suppression on the integer side is obtained by connecting the RBI terminal of the CD4033B associated with the most significant digit in the display to a low-level voltage and connecting the RBO terminal of that stage to the RBI terminal of the CD4033B in the next-lower significant position in the display. This procedure is continued for each succeeding CD4033B on the integer side of the display.

On the fraction side of the display the RBI of the CD4033B associated with the least significant bit is connected to a low-level voltage and the RBO of that CD4033B is connected to the RBI terminal of the CD4033B in the next more-significant-bit position. Again, this procedure is continued for all CD4033B's on the fraction side of the display.

In a purely fractional number the zero immediately preceding the decimal point can be displayed by connecting the RBI of that stage to a high level voltage (instead of to the RBO of the next more-significant-stage). For example: optional zero → 0.7346. Likewise, the zero in a number such as 763.0 can be displayed by connecting the RBI of the CD4033B associated with it to a high-level voltage.

Ripple blanking of non-significant zeros provides an appreciable savings in display power.

The CD4033B has a LAMP TEST input which, when connected to a high-level voltage, overrides normal decoder operation and enables a check to be made on possible display malfunctions by putting the seven outputs in the high state.

The CD4026B- and CD4033B-series types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Fig. 1 — CD4026B logic diagram.

Fig. 2 — CD4033B logic diagram.



Fig. 3 — CD4026B timing diagram.


Fig. 4 — CD4033B timing diagram.

Fig. 5 — Detail of typical flip-flop stage for both types.

Fig. 6 — Typical n-channel output low (sink) current characteristics.

Fig. 7 — Minimum n-channel output low (sink) current characteristics.

Fig. 8 — Typical p-channel output high (source) current characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25°C$, Input t_r, $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ kΩ

CHARACTERISTIC	TEST CONDITIONS	V_{DD} (V)	LIMITS			UNITS
			Min.	Typ.	Max.	
CLOCKED OPERATION						
Propagation Delay Time; t_{PLH}, t_{PHL} Carry-Out Line		5	—	250	500	
		10	—	100	200	
		15	—	75	150	
Decode Outlines		5	—	350	700	ns
		10	—	125	250	
		15	—	90	180	
Transition Time; t_{THL}, t_{TLH} Carry-Out Line		5	—	100	200	
		10	—	50	100	
		15	—	25	50	
Maximum Clock Input Frequency, f_{CL}▲		5	2.5	5	—	
		10	5.5	11	—	MHz
		15	8	16	—	
Min. Clock Pulse Width, t_W		5	—	110	220	
		10	—	50	100	
		15	—	40	80	
Clock and Clock Inhibit Rise or Fall Time; t_{rCL}, t_{fCL}		5				
		10		Unlimited		ns
		15				
Average Input Capacitance, C_{IN}	Any Input		—	5	7	pF
RESET OPERATION						
Propagation Delay Time; To Carry-Out Line, t_{PLH}		5	—	275	550	
		10	—	120	240	
		15	—	80	160	
To Decode Out Lines, t_{PHL}, t_{PLH}		5	—	300	600	
		10	—	125	250	
		15	—	90	180	ns
Min. Reset Pulse Width, t_W		5	—	100	120	
		10	—	50	100	
		15	—	25	50	
Min. Reset Removal Time		5	—	0	30	
		10	—	0	15	
		15	—	0	10	

▲ Measured with respect to carry-out line.

Fig. 9 — Minimum p-channel output high (source) current characteristics.

Fig. 10 — Typical propagation delay time as a function of load capacitance for decoded outputs.

Fig. 11 — Typical propagation delay time as a function of load capacitance for carry-out outputs.

Fig. 12 — Typical maximum clock input-frequency as a function of supply voltage.

3

COMMERCIAL CMOS HIGH VOLTAGE ICs

Fig. 13 — Typical power dissipation as a function of clock input frequency.

Fig. 14 — Dynamic power dissipation test circuit for CD4033B.


Fig. 15 — Quiescent device current.

INTERFACING THE CD4026B AND CD4033B WITH COMMERCIALLY AVAILABLE LIGHT EMITTING DIODE DISPLAYS


Fig. 16 — Input voltage.

Fig. 17 — Input current.

Chip dimensions and pad layout for CD4026B

Chip dimensions and pad layout for CD4033B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

INTERFACING THE CD4026B AND CD4033B WITH COMMERCIALLY AVAILABLE 7-SEGMENT DISPLAY DEVICES*

CLOCK
INHIBIT
RESET

CD4026B/
CD4033B

7 SEGMENTS

1 OF 7 SEGMENTS

1 7 CA3081 OR EQUIV.

1 OF 7 SEGMENTS

1/6 CD4049UB

INCANDESCENT READOUTS
RCA Numitron DR2000 Series
TUBE REQUIREMENTS
$V_T = 3.5$-$5V$
$I_T = 24$ mA Segment

ASSUMED TRANSISTOR CHARACTERISTICS
$\beta dc (min.) \geq 25$
$V_{CE(sat.)} \leq 0.5 V$
$V_{DD} = 5 V (min.)$
$I_B = 1 mA (min.)$
$I_T = 24 mA (min.)$

CD4049UB
@ $V_{CC} = 10 V (min.)$
$V_o^{-} \leq 2V$
$I_T = 1 mA (min.)$
$V_T = 3.5 V TO 6 V$

CD4049UB
@ $V_{CC} = 10 V (min.)$
$V_o^{-} \leq 0.6 V$
$I_T = 8 mA (min.)$

@ $V_{CC} = 6 V (min.)$
$V_o^{-} \leq 1 V$
$I_T = 5 mA (min.)$
$V_T = 3.5 V TO 3.5 V$

LOW-POWER INCANDESCENT READOUTS
PINLITES INC-Series O and R

TUBE REQUIREMENTS	V_T(V)	mA/Segment
O-03-15	1.5	8
O-04-30	3	8
O-06-30	3	8
R-R3-20	2	4.3
R-R4-30	3	4.3

ASSUMED TRANSISTOR CHARACTERISTICS
$\beta dc (min.) \geq 30$
$V_{CE(sat.)} \leq 0.5V$
$V_{CC} \geq 3.5 V (min.)$
$I_B \geq 0.25 mA (min.)$
$I_T \leq 7.5 mA (min.)$

92CM-31707

* The interfacing buffers shown, while a necessity with the CD4026A and CD4033A, are not required when using the "B" devices; the "B" outputs ($\approx$ 10 times the "A" outputs) can drive most display devices directly especially at voltages above 10 V.

CLOCK
INHIBIT
RESET

CD4026B/
CD4033B

7 SEGMENTS

$V_T = 170V DC$

1 OF 7 SEGMENTS

NEON READOUT (NIXIE TUBE▲)
1. Alco Electronics — MG19
2. Burroughs — B5971, B7971, B8971

TUBE REQUIREMENTS V_T(Vdc)	mA Segment
Alco MG19 180	0.5
Burroughs B5971 170	3
Burroughs B7971, B8971 . 170	6

▲ (Trademark) Burroughs Corp.

TRANSISTOR CHARACTERISTICS
Leakage with transistor cutoff — 0.05 mA
$V_{(BR)CER}$ . . . . . $> V_T$
β_{dc} (min.) > 30

92CS-31710

WITH $V_{ON} = 18 V$ MEDIUM BRIGHTNESS IN LOW AMBIENT LIGHT BACKGROUND WILL RESULT. THE POINT OF NO NOTICEBLE GLOW IS $V_{OFF} \approx 4.5V$

CLOCK
INHIBIT
RESET

CD4026B/
CD4033B

7 SEGMENTS

13.5 V LOGIC VOLTAGE

$V_{SS} \approx 4.5 V$

1.6 V AC OR DC

LOW VOLTAGE VACUUM FLUORESCENT READOUTS
1. Tung-Sol DIGIVAC S/G ‡ Type DT1704A or DT1705C
2. Nippon Electric (NEC): Type DG12E or LD915
TUBE REQUIREMENTS: 100 to 300 μA/segment at tube voltages of 12 V to 25 V depending on required brightness. Filament requirement 45 mA at 1.6 V, ac or dc.

‡ (Trademark) Wagner Electric Co.

92CS-31711

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD4026BE	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4026BE	Samples
CD4026BEE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4026BE	Samples
CD4026BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4026B	Samples
CD4026BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM026B	Samples
CD4026BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM026B	Samples
CD4033BE	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4033BE	Samples
CD4033BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM033B	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

Cavity

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4026BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4026BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4026BNSR	SO	NS	16	2000	367.0	367.0	38.0
CD4026BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

PW (R−PDSO−G16)   PLASTIC SMALL OUTLINE

0,65

0,30
0,19

0,10 Ⓜ

16   9

△D 4,50
    4,30

6,60
6,20

1   8

5,10
4,90

△C

0,15 NOM

Gage Plane

0,25

0°−8°

0,75
0,50

1,20 MAX

0,15
0,05

Seating Plane

0,10

4040064−4/G 02/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
          B. This drawing is subject to change without notice.
        △C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
              not exceed 0,15 each side.
        △D Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
          E. Falls within JEDEC MO−153

**TEXAS
INSTRUMENTS**
www.ti.com

PW (R−PDSO−G16)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

←14x0,65

5,60

Stencil Openings
(Note D)

←16x0,30
←14x0,65

16x1,55

5,60

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

←0,35

1,60

Example
Solder Mask Opening
(See Note E)

←0,07
All Around

4211284−3/G   08/15

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

N (R−PDIP−T**)   PLASTIC DUAL−IN−LINE PACKAGE

16 PINS SHOWN

DIM \ PINS **	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS−001 VARIATION	AA	BB	AC	AD

C

0.260 (6,60) / 0.240 (6,10)

0.070 (1,78) / 0.045 (1,14) D

0.045 (1,14) / 0.030 (0,76) D

0.020 (0,51) MIN

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

0.100 (2,54)

0.021 (0,53) / 0.015 (0,38)

⊕ 0.010 (0,25) M

14/18 Pin Only
20 Pin vendor option D

0.325 (8,26) / 0.300 (7,62)

0.015 (0,38)

Gauge Plane

0.010 (0,25) NOM

0.430 (10,92) MAX

4040049/E   12/2002

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS−001, except 18 and 20 pin minimum body length (Dim A).
D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

MECHANICAL DATA

NS (R-PDSO-G)**

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN

	PINS **	14	16	20	24
DIM					
A	MAX	10,50	10,50	12,90	15,30
A	MIN	9,90	9,90	12,30	14,70

4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

IMPORTANT NOTICE

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Texas Instruments](#):
  [CD4026BPWR](#) [CD4026BE](#) [CD4026BEE4](#) [CD4026BNSR](#) [CD4026BPW](#) [CD4026BPWE4](#)