# **ADBS-A320** Optical Finger Navigation

# **Data Sheet**



### **Description**

The ADBS-A320 sensor is a small form factor (SFF) LED illuminated optical finger navigation system.

The ADBS-A320 is a low-power optical finger navigation sensor. It has a new, low-power architecture and automatic power management modes, making it ideal for batteryand power-sensitive applications such as mobile phones.

The ADBS-A320 is capable of high-speed motion detection – up to 15ips. In addition, it has an on-chip oscillator and integrated LED to minimize external components.

There are no moving parts which means high reliability and less maintenance for the end user. In addition, precision optical alignment is not required, facilitating high volume assembly.

The sensor is programmed via registers through either a serial peripheral interface or a two wire interface port. It is packaged in a 28 I/O surface mountable package.

The ADBS-A320 is designed for use with ADBL-A321 lens. The ADBL-A321 lens is the optical component necessary for proper operation of the sensor.

### **Theory of Operation**

The ADBS-A320 is based on Optical Finger Navigation (OFN) Technology, which measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement.

The ADBS-A320 contains an Image Acquisition System (IAS), a Digital Signal Processor (DSP), and a communication system.

The IAS acquires microscopic surface images via the lens and illumination system. These images are processed by the DSP to determine the direction and distance of motion. The DSP calculates the  $\Delta x$  and  $\Delta y$  relative displacement values.

The host reads the  $\Delta x$  and  $\Delta y$  information from the sensor serial port if a motion interrupt is published. The microcontroller then translates the data into cursor navigation, rocker switch, scrolling or other system dependent navigation data.

### **Features**

- Low power architecture
- Surface mount technology (SMT) device
- Self-adjusting power-saving modes for longer battery life
- High speed motion detection up to 15ips
- Self-adjusting frame rate for optimum performance
- Motion detect pin output
- Finger detect pin output
- Internal oscillator no clock input needed
- Selectable 250, 500, 750, 1000 and 1250 cpi resolution
- Dual 2.8V/1.8V or single 2.8V supply options
- Selectable Input/Output voltage at 2.8V or 1.8V nominal
- Serial peripheral interface (SPI) or Two wire interface (TWI)
- Integrated chip-on-board LED with wavelength of 870nm

### **Applications**

- Finger input devices
- Mobile devices
- Integrated input devices
- Battery-powered input device

Avago customers purchasing the ADBS-A320 OFN product are eligible to receive a royalty free license to our US patents 6977645, 6621483, 6950094, 6172354 and 7289649, for use in their end products.

*CAUTION:* It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.



### **Pinout of ADBS-A320 Optical Sensor**



Note when A0, A1 is in NC, the sensor will drive the pin to 0 or low.

### **Overview of Optical Sensor Assembly**

Avago Technologies provides an IGES file drawing describing the cover plate molding features.

The components interlock as they are mounted onto defined features on the cover plate.

The ADBS-A320 sensor is designed for surface mounting on a PCB, looking up. There is an aperture stop and features on the package that align to the lens.

The lens provides optics for the imaging of the surface as well as illumination of the surface at the optimum angle. Features on the lens align it to the sensor and cover plate. Contamination must be kept away from the lens. During assembly process, it is recommended to use a minimum of a 10K clean room environment or equivalent laminar flow workbench. See Application note OFN A320 Assembly Guide for more details on process flow.



Figure 1a. Package outline drawing (bottom view) **Figure 1b. Package outline drawing (top view)** 



### Note:

- 1. Dimension in millimeters/inches
- 2. Coplanarity of pads : 0.08mm
- 3. Non Cumulative Pad pitch tolerance : ± 0.10mm
- 4. Maximum flash :  $\pm$  0.2mm
- 5. Dimensional tolerance (unless otherwise stated) : ± 0.10mm
- 6. All critical dimensions are indicated by number enclosed in a circle.

### Figure 2. Package outline drawing

### **PCB Assembly Considerations**

- 1. Surface mount the sensor and all other electrical components into PCB.
- 2. Reflow the entire assembly in a no-wash solder process.
- 3. Remove the protective kapton tape from optical aperture of the sensor and LED. Care must be taken to keep contaminants from entering the aperture. Recommend not to place the PCB facing up during the entire assembly process. Recommend to hold the PCB first vertically for the kapton removal process.
- 4. Press fit the lens onto the sensor until there is no gap between the lens and sensor, with force up to a maximum 2.2kgf. Care must be taken to avoid contaminating or staining the lens. The lens piece has alignment posts which will mate with the alignment holes on the sensor package.
- 5. Place and secure the optical navigation cover onto the lens to ensure the sensor and lens components are always interlocked to the correct vertical height. The cover design has a foolproof feature to avoid wrong orientation of the cover.
- 6. The optical position reference for the PCB is set by the navigation cover and lens.
- 7. Install device top casing. There MUST be a feature in either top casing or bottom casing to press onto the sensor to ensure the sensor and lens components are always interlocked to the correct vertical height.

### **Soldering Profile Information**



The recommended soldering profile is shown below.



**Figure 3a. Recommended reflow profile** 



**Note: Rectangular shape pad on PCB or FPC should match in size (1:1) to sensor center GND pad**

**Figure 3b. Recommended Customer's PCB PADOUT and spacing**



**Figure 3c. Recommended Customer's PCB PADOUT and spacing**

As ADBS-A320 is a QFN package, it is meant to be a contactdown package. The critical area for soldering ADBS-A320 is on the terminal undersides, while the terminal sides are deemed as non-critical area, and thus not intended to be wet-table. The non-wetting of the terminal sides is due to exposed copper on the package side (which is expected and accepted), occurred after the singulation step, which is a standard process in QFN assembly. This is in line with the Industry Standard (for more information, please refer to IPC-A-610D: Acceptability of Electronics Assemblies).







**Figure 3e. Cross sectional views of A320**

### **Critical and Non-critical areas of QFN soldering in Figure 3d and 3e**



Notes

1. Should not violate minimum electrical clearance.

2. Unspecified parameter. Variable in size as determined by design.

3. Good wetting is evident.

4. Is not a visual attribute for inspection.

5. Terminal sides are not required to be solderable. Toe fillets are not required.







6



**Figure 6a. Top cover drawing design**

### **Important notes for top cover designs:**

- 1. The recommended transmissivity of top cover window is between 86%-92% from 800nm to 940nm with worst case minimum of 80% and maximum of 97% across this range of light spectrum.
- 2. The Assert/ Deassert thresholds must be recalculated and set in the sensor accordingly during initialization to address variation of surface reflection and transmissivity for custom cover designs. (See OFN firmware application note and OFN mechanical guide application note for further details).



**Transmissivity vs Wavelength**



Note :- Dome + must be connected to MCU to detect button change state and Dome - can be connected to GND Note :- Dome + must be connected to MCU to detect button change state and Dome – can be connected to GND

# Figure 7a. Schematic diagram for interface between ADBS-A320 and 3V microcontroller via SPI with internal Regulator 1.8V enabled **Figure 7a. Schematic diagram for interface between ADBS-A320 and 3V microcontroller via SPI with internal Regulator 1.8V enabled**





Figure 7b. Schematic diagram for interface between ADBS-A320 and 1.8V microcontroller via SPI with internal Regulator 1.8V enabled **Figure 7b. Schematic diagram for interface between ADBS-A320 and 1.8V microcontroller via SPI with internal Regulator 1.8V enabled**









Figure 7d. Schematic diagram for interface between ADBS-A320 and 1.8V microcontroller via SPI with internal Regulator 1.8V disabled **Figure 7d. Schematic diagram for interface between ADBS-A320 and 1.8V microcontroller via SPI with internal Regulator 1.8V disabled**

### **I/O Voltage options (values listed are typical)**



### **Regulatory Requirements**

- Passes FCC B and worldwide analogous emission limits when assembled following Avago Technologies recommendations.
- Passes IEC-55024 or CISPR 24 radiated susceptibility level when assembled following Avago Technologies recommendations.





Note - Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are the stress ratings only and functional operation of the device at these or any other condition beyond those indicated may affect device reliability.

At power up, if  $DV_{DD}$  is powered up before  $V_{DDA}$ ,  $DV_{DD}$ should never exceed  $V_{DDA}$  by more than 0.7V to avoid high inrush current. If  $DV_{DD}$  is powered up before  $V_{DDA}$ , then  $V_{DDA}$  must ramp up to stable voltage in less than 1.5seconds. In this case high inrush current of up to 180mA can be observed at DV<sub>DD</sub>.

At power down, if  $V_{DDA}$  is powered down before  $DV_{DD}$ and  $V_{DDIO}$ , then  $DV_{DD}$  must ramp down to 0V in less than 1.5seconds. In this case high inrush current of up to 180mA can be observed at DV<sub>DD</sub>.

# **Recommended Operating Conditions**



# **AC Electrical Specifications**

Electrical Characteristics at 25°C, V<sub>DDA</sub>=2.8V, DV<sub>DD</sub>=1.8V.



### **DC Electrical Specifications**



Electrical Characteristics at 25°C, V<sub>DDA</sub>=3.3V, DV<sub>DD</sub>=1.95V at default LED setting 13mA.

### **DC Electrical Specifications**



Electrical Characteristics at 25°C,  $V_{DDA}=3.3V$ , DV<sub>DD</sub>=1.95V at default LED setting 13mA.

### **Notes on Power-up**

The ADBS-A320 does not perform an internal power up self-reset; the NRST pin must be toggled every time power is applied. The appropriate sequence is as follows:

- 1. Apply power. See Notes on Power Up sequence below.
- 2. Set NCS pin high if using SPI. If TWI, then NCS\_A1 will follow TWI address. Set Shutdown pin low and Orient. Set IO\_Select pin to low (for TWI) or high (for SPI).
- 3. If in TWI mode, set A0 and A1 according to the Table TWI slave address in datasheet. This step is skipped if SPI mode is used.
- 4. In TWI, drive NRST low then high. This is optional for SPI. TWI slave address will only be selected after a NRST toggle is applied when A0 and A1 is set.
- 5. If in SPI mode, wait until sensor valid power up by reading Product ID register. If in TWI mode, skip this step.
- 6. If in SPI mode, perform soft reset by writing 0x5A to address 0x3a. In TWI mode, this is not required.
- 7. Write 0xE4 to address 0x60.
- 8. Set Speed Switching, write 0x62 with 0x12, 0x63 with 0x0E.
- 9. Check registers 0x64 with 0x08, 0x65 with 0x06, 0x66 with 0x40, 0x67 with 0x08, 0x68 with 0x48, 0x69 with 0x0a, 0x6a with 0x50, 0x6b with 0x48.
- 10. Check Assert/De-assert registers, 0x6d with 0xc4, 0x6e with 0x34, 0x6f with 0x3c, 0x70 with 0x18, 0x71 with 0x20.
- 11. Check Finger Presence Detect register, 0x75 with 0x50.
- 12. IF XY Quantization is used, check 0x73 with 0x99 and 0x74 with 0x02.
- 13. Write 0x10 to register 0x1C. This will activate burst mode. If burst mode not used then skip this step.
- 14. Read from registers 0x02, 0x03 and 0x04 (or read these same 3 bytes from burst motion) one time regardless the state of the motion pin.
- 15. Check 0x1a with 0x00 to set LED drive current to 13mA.
- 16. At power down, see Notes on Power Down sequence below.

### **Note on register settings**

Please refer to the OFN A320 firmware design guide for tuning best Speed Switching, Assert/Deassert, Finger Presence Detect and XY Quantisation register settings.

### **Notes on Power Up sequence**

When internal regulator is enabled, nDREG\_EN = Ground, apply  $V_{\text{DDA}}$  and  $V_{\text{DDO}}$  in any order.

When internal regulator is disabled, nDREG  $EN = High$ ,  $V<sub>DDA</sub>$  must be applied prior to  $DV<sub>DD</sub>$ . The sensor must power up from V<sub>DDA</sub> first to a stable voltage. Then apply DV<sub>DD</sub>. V<sub>DDIO</sub> can be applied in any order.

See Absolute Maximum Rating for other condition.

If  $V_{DDIO}$  is applied before  $V_{DDA}$  in internal regulator enabled or  $V_{DDIO}$  is applied before  $V_{DDA}$  and  $DV_{DD}$  in internal regulator disabled, while all sensor I/O pins are at high or low, then a small leakage current of 1uA can be expected at V<sub>DDIO</sub>.

If V<sub>DDIO</sub> is applied before V<sub>DDA</sub> in internal regulator enabled or  $V_{DDIO}$  is applied before  $V_{DDA}$  and  $DV_{DD}$  in internal regulator disabled, while all sensor I/O pins are floating, then a leakage current of up to 1mA can be expected at V<sub>DDIO</sub>.

If  $V_{DDIO}$  is Grounded, then the TWI line will be pulled down and rendered not operational.  $V_{DDIO}$  must be applied for I/O pins to be functional.

### **Notes on Power Down sequence**

During power down and internal regulator disabled, it is a MUST to ramp down DV<sub>DD</sub> first then followed by V<sub>DDA</sub> to 0V or all at the same time. Do not power down  $V_{DDA}$ before power down DV<sub>DD</sub>.

If V<sub>DDA</sub> is powered down before DV<sub>DD</sub>, DV<sub>DD</sub> should never exceed  $V_{DDA}$  by more than 0.7V to avoid high inrush current.

During power-up there will be a period of time after the power supply is high but before any clocks are available. See power sequence chart below reference to "Notes on Power up" steps.



**Figure 8. Power up and down sequence**

As in step 4, in TWI mode, the sensor must be toggle with hard reset. The hard reset via toggling NRST pin high to low then high again must observe t<sub>VRT-NRST</sub> and t<sub>NRST</sub>. Then a time of  $t_{MOT-RST}$  must be observed before accessing the sensor registers via SPI or TWI ports. See two graphs for Hard reset condition.

If SPI mode is used, then hard reset is not required. Instead a soft reset can be employed. Note that time  $t_{\text{VRT-NRST}}$  and t<sub>MOT-RST</sub> must be observed before accessing SPI ports.

The Shutdown, Orient, IO\_Select and TWI ports are stable after proper power up procedures.



The table below shows the state of the various pins during power-up and reset.

### **Notes on Shutdown and Reset**

The ADBS-A320 can be set in Shutdown mode by asserting or setting SHTDWN pin high. During the shutdown state, supply voltages  $V_{DDIO}$  and  $DV_{DD}$  must be maintained above the minimum level. If these conditions are not met, then the sensor must be restarted by powering down then powering up again for proper operation. Any register settings must then be reloaded.

During the shutdown state, supply voltages  $V_{\text{DDIO}}$  and  $DV<sub>DD</sub>$  must be maintained above the minimum level. For proper operation, SHTDWN pulse width must be at least tP-SHTDWN. Shorter pulse widths may cause the chip to enter an undefined state. In addition, the SPI or TWI port should not be accessed when SHTDWN is asserted. (Other ICs on the same SPI bus can be accessed, as long as the sensor's NCS pin is not asserted.) The table below shows the state of various pins during shutdown. After deasserting SHTDWN, wait t<sub>WAKEUP</sub> before accessing the SPI port. Reinitializing the sensor from shutdown state will retain all register data that were written to the sensor prior to shutdown (see register table page 34 for list of registers). If the internal regulator is disabled and  $V_{DDA}$  is removed but  $DV<sub>DD</sub>$  is retained, reinitializing the sensor from shutdown state will retain all register data that were written to the sensor prior to shutdown. See register table page 34 for list of registers.

The reset of the sensor via Soft\_RESET register or through the NRST pin would reset all registers to the default value. Any register settings must then be reloaded.

### **Power management modes**

The ADBS-A320 has three power-saving modes. Each mode has a different motion detection period, affecting response time to sensor motion (Response Time). The sensor automatically changes to the appropriate mode, depending on the time since the last reported motion (Downshift Time). The parameters of each mode are shown in the following table.



Pin	<b>SHTDWN active</b>
<b>NCS</b>	Functional*
<b>MISO</b>	Undefined
<b>SCLK</b>	Undefined
<b>MOSI</b>	Undefined
XY_LED	Low current
<b>MOTION</b>	Undefined
<b>NRST</b>	High
IO_Select	SPI:High, TWI:Low
<b>ORIENT</b>	High <b>PIN 22</b>
Top view	PN <sub>1</sub> X320 <b>PIN 15</b> <b>XYYWWZ</b> $\frac{8}{10}$
<b>ORIENT</b>	Low PM <sup>1</sup>
Top view	PIN <sub>8</sub> ZMMAJ <b>PIN 22</b> 굏 đ,
<b>GPIO</b>	Undefined

<sup>\*</sup>In Regulator disabled mode, NCS pin must be held to 1 (high) if SPI bus is shared with other devices.

Note: There are long wakeup times from shutdown. These features should not be used for power management during normal sensor motion.

### **Motion Pin Timing**

The motion pin is a level-sensitive output that signals the micro-controller when motion has occurred. The motion pin is lowered whenever the motion bit is set; in other words, whenever there is data in the Delta\_X or Delta\_Y registers. Clearing the motion bit (by reading Delta\_Y and Delta\_X, or writing to the Motion register) will put the motion pin high.

### **LED Mode**

For power savings, the LED will not be continuously on. ADBS-A320 will flash the LED only when needed.

# **Serial Peripheral Interface (SPI)**

### **AC Electrical Specifications**

Electrical Characteristics at 25°C, V<sub>DDA</sub>=2.8V, DV<sub>DD</sub>=1.8V.



The synchronous serial port is used to set and read parameters in the ADBS-A320, and to read out the motion information.

The port is a four wire serial port. The host micro-controller always initiates communication; the ADBS-A320 never initiates data transfers. SCLK, MOSI, and NCS may be driven directly by a micro-controller. The port pins may be shared with other SPI slave devices. When the NCS pin is high, the inputs are ignored and the output is tri-stated.

The lines that comprise the SPI port:

- SCLK: Clock input. It is always generated by the master (the micro-controller).
- MOSI: Input data. (Master Out/Slave In)
- MISO: Output data. (Master In/Slave Out)
- NCS: Chip select input (active low). NCS needs to be low to activate the serial port; otherwise, MISO will be high Z, and MOSI & SCLK will be ignored. NCS can also be used to reset the serial port in case of an error.

### **Chip Select Operation**

The serial port is activated after NCS goes low. If NCS is raised during a transaction, the entire transaction is aborted and the serial port will be reset. This is true for all transactions. After a transaction is aborted, the normal address-to-data or transaction-to-transaction delay is still required before beginning the next transaction. To improve communication reliability, all serial transactions should be framed by NCS. In other words, the port should not remain enabled during periods of non-use because ESD events could be interpreted as serial communication and put the chip into an unknown state. In addition, NCS must be raised after each burst-mode transaction is complete to terminate burst-mode. The port is not available for further use until burst-mode is terminated.

### **Write Operation**

Write operation, defined as data going from the microcontroller to the ADBS-A320, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate data direction. The second byte contains the data. The ADBS-A320 reads MOSI on rising edges of SCLK.



**Figure 9. Write Operation**



**Figure 10. MOSI Setup and Hold Time**

### **Read Operation**

A read operation, defined as data going from the ADBS-A320 to the micro-controller, is always initiated by the microcontroller and consists of two bytes. The first byte contains the address, is sent by the micro-controller over MOSI, and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by the ADBS-A320 over MISO. The sensor outputs MISO bits on falling edges of SCLK and samples MOSI bits on every rising edge of SCLK.



**Figure 11. Read Operation**



NOTE: The  $0.5/f_{SCLK}$  minimum high state of SCLK is also the minimum MISO data hold time of the ADBS-A320. Since the falling edge of SCLK is actually the start of the next read or write command, the ADBS-A320 will hold the state of data on MISO until the falling edge of SCLK.

**Figure 12. MISO Delay and Hold Time**

### **Required timing between Read and Write Commands**

There are minimum timing requirements between read and write commands on the serial port.



**Figure 13. Timing between two write commands**

If the rising edge of the SCLK for the last data bit of the second write command occurs before the required delay ( $t_{SWW}$ ), then the first write command may not complete correctly.



**Figure 14. Timing between write and read commands**

If the rising edge of SCLK for the last address bit of the read command occurs before the required delay ( $t<sub>SWR</sub>$ ), the write command may not complete correctly.



**Figure 15. Timing between read and either write or subsequent read commands**

During a read operation SCLK should be delayed at least t<sub>SRAD</sub> after the last address data bit to ensure that the ADBS-A320 has time to prepare the requested data. The falling edge of SCLK for the first address bit of either the read or write command must be at least t<sub>SRR</sub> or t<sub>SRW</sub> after the last SCLK rising edge of the last data bit of the previous read operation.

### **Burst Mode Operation**

Burst mode is a special serial port operation mode that may be used to reduce the serial transaction time for a motion read. The speed improvement is achieved by continuous data clocking from multiple registers without the need to specify the register address, and by not requiring the normal delay period between data bytes.

Burst mode is activated by writing 0x10 to register 0x1c IO MODE. Then the burst mode data can be read by reading the Motion register 0x02. The ADBS-A320 will respond with the contents of the Motion, Delta\_Y, Delta\_ X, SQUAL, Shutter\_Upper, Shutter\_Lower and Maximum\_ Pixel registers in that order. The burst transaction can be terminated after the first 3 bytes of the sequence are read by bringing the NCS pin high. After sending the register address, the micro-controller must wait  $t_{SRAD}$  and then begin reading data. All data bits can be read with no delay between bytes by driving SCLK at the normal rate. The data is latched into the output buffer after the last address bit is received. After the burst transmission is complete, the micro-controller must raise the NCS line for at least  $t_{BEXIT}$ to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.



**Figure 16. Motion Burst Timing**

### **Two – Wire Interface (TWI)**

ADBS-A320 uses a two-wire serial control interface compatible with I2C. The parameters are listed below.

Electrical Characteristics at 25°C, V<sub>DDA</sub>=2.8V, DV<sub>DD</sub>=1.8V.



Notes:

1. All values referred to  $V_{\text{I+MIN}}$  and  $V_{\text{I-LMAX}}$  levels.

2. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V<sub>IHMIN</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

3. The maximum has t<sub>HD;DAT</sub> only to be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal.

4.  $C_B$  = total capacitance of one bus line in pF.

The ADBS-A320 responds to one of the following selectable slave device addresses depending on the IO\_A0 and IO\_A1 input pin state. These pins should be set to avoid conflict with any other devices that might be sharing the bus.

### **Table 1. TWI slave address**



### **Serial Transfer Clock and Serial Data signals**

The serial control interface uses two signals: a serial transfer clock (SCL) signal and a serial data (SDA) signal. Always driven by the master, SCL synchronizes the serial transmission of data bits on SDA. The frequency of SCL may vary throughout a transfer, as long as the timing is greater than the minimum timing.

SDA is bi-directional. The host (master) can read from or write to the ADBS-A320. The host (typically a microcontroller) drives SCL and SDA in a write operation or requesting information from the ADBS-A320. The ADBS-A320 drives the SDA only under two conditions. First, when responding with an acknowledge (ACK) bit after receiving data from the host, or second, when sending data to the host at the host's request. Data is sent in Eight-bit packets.

### **Start and Stop of Synchronous Operation**

The host initiates and terminates all data transfers. Data transfers are initiated by driving SDA from high to low while holding SCL high. Data transfers are terminated by driving SDA from low to high while SCL is held high.



**Figure 17. TWI Start and Stop operation**

### **Acknowledge/Not Acknowledge Bit**

After a start condition, a single acknowledge/not acknowledge bit follows each Eight-bit data packet. The device receiving the data drives the acknowledge/not acknowledge signal on SDA. Acknowledge (ACK) is defined as 0 and not acknowledge (NAK) is defined as 1.

### **Packet Formats**

Read and write operations between the host and the ADBS-A320 use three types of host driven packets and one type of ADBS-A320 driven packet. All packets are eight bits long with the most significant bit first, followed by an acknowledge bit.

### **Slave Device Address (DA)**

Command packets contain a 7-bit ADBS-A320 device address and an active low read/write bit (R/W).



### **Register Address Packets (RA)**

The address packets contain an auto-increment (ai) bit and a 7-bit address. If the 'ai' bit is set, the slave will process data from successive addresses in successive bytes. For example, registers 0x01, 0x02, and 0x03 can be written by setting the 'ai' bit to one with address 0x01. The host would send three bytes of data, and the host would terminate with a P condition.



### **Data Packet (DP)**

Contains 8 data bits and may be sent by the host or the ADBS-A320.



### **Host Driven Packets**

The host initiates all data transmission with a START condition. Next, slave address and register address packets are sent. If there is a device address match, the ADBS-A320 then responds to each Eight-bit data transmission with an acknowledge signal ( $SDA = 0$ ). Data is transmitted with the most significant bit first.

To terminate the transfer of host driven packets, the host follows the ADBS-A320's ACK with a STOP condition. The host can also issue a START condition after the ADBS-A320's ACK if it wants to start a new data transfer.





### **ADBS-A320 Driven Packets**

By request of the host, the ADBS-A320 acknowledges a read request and then outputs a data byte transmitting the most significant bit  $(7)$  first. If the host intends to continue the data transfer, the host acknowledges the ADBS-A320. If the host intends to terminate the transfer,

it responds with not acknowledge (SDA  $=$  1), and then drives SDA to generate a STOP condition. The host can also drive a START condition if it wants to begin a new data transfer with the same ADBS-A320.



**Figure 19. Sensor packets**

### **Example: Writing Data to Sensor Registers**

The host writes a value of 0x02 to address 0x07 in the following illustration.

The example ADBS-A320 address is 0x57.



**Figure 20. TWI write**

### **Example: Single Byte Read from Sensor Register**

The sensor reads a value 0x01from the register address 0x02 in the following illustration. Again, the example ADBS-A320 address is 0x57.





**Figure 21. TWI single byte read**

### **Example: Polling of Status register (X-Y Motion Bit and Button bits)**

To poll the STATUS register, the following structure can be used:



### **Figure 22. TWI polling**

In this case, the host read ADBS-A320 data packets until the update bit (bit 4). Then the host could read successive registers using the ai bit example below.

Note: polling the Status register rather than using the DATA\_RDY pin increases power consumption

### **Example: Multiple-Byte Read from Sensor Register using 'ai' bit**

The ai is a useful feature, especially in the case of reading Delta\_X, Delta\_Y, and Delta\_HI in succession once either the DATA\_RDY interrupt pin and/or update bit in the STATUS register bit are set.

Once the ai bit is set, the slave will deliver data packets from successive addresses until the 'STOP' condition from the host.

In the example below, 3 bytes are read successively from registers 0x03, 0x04, and 0x05.





**Figure 23. TWI ai bit**

### **SCL and SDA Timing**



Data Hold Data Propagation Time Time





**Figure 25. Sensor driven SDA**

### **ADBS-A320 I2C communication requirement**

There are several I2C timing sequences which must be observed for OFN sensors. They are listed below.

### **I2C during hard reset**

During I2C communication and sensor hard reset via NRST, it is suggested to have I2C idle time of 5usec before and after NRST is released. The I2C lines, IO\_MISO\_SDA and IO\_CLK has to be quiet 5usec before and after NRST is pulled high to ensure normal operation of the I2C lines. Any I2C communication before and after the I2C quiet time of 5usec period can continue on the I2C bus. See figure26 for timing diagram.



**Figure 26. I2C quiet time during NRST**

### **I2C during shutdown after hard reset**

I2C quiet time must be observed if shutdown is used after a hard reset is initiated. When hard reset or NRST is initiated, figure 26 requirements must be observed where 5usec I2C quiet time must be observed before and after NRST is set to high. Then if a shutdown is pulled high after NRST is high, another 5usec I2C quiet time is required before I2C bus line can continue communication. See figure 27 for the timing diagram.



**Figure 27. I2C quiet time for shutdown after hard reset**

### **I2C during hard reset after shutdown**

An I2C quiet time must be observed when a hard reset NRST is initiated after a valid shutdown. The I2C quiet time requirement for this condition is specified in this section although this operating condition is very unlikely to be used in most applications as it is not necessary to initiate hard reset after recovery from shutdown.

If NRST is pulled high within or after shutdown, an additional I2C quiet time of 275usec for internal regulator enabled or 490usec for internal regulator disabled, from shutdown being pulled low is needed on top of the 5usec before and after NRST being pulled high as mentioned earlier in figure 26. See figure 28 and Table for complete timing requirements.



### **Registers**

The ADBS-A320 registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration.



\* Note - Registers with \* will retain the same register values before and after shutdown if the supply voltages remain above their minimum values. In any case where there is a need to disable VDDA during shutdown, it is advisable that the register values are reloaded after VDDA is enabled to prevent any loss in register settings during VDDA cycling.



Data Type: 8-Bit unsigned integer.

USAGE: This register contains a unique identification assigned to the ADBS-A320. The value in this register does not change; it can be used to verify that the serial communications link is functional.



Data Type: 8-Bit unsigned integer.

USAGE: This register contains the IC revision. It is subject to change when new IC versions are released.



USAGE: Register 0x02 allows the user to determine if motion has occurred since the last time it was read. If the MOT bit is set, then the user should read registers 0x03 and 0x04 to get the accumulated motion. Read this register before reading the Delta\_Y and Delta\_X registers.

 Writing anything to this register clears the MOT and OVF bits, Delta\_Y and Delta\_X registers. The written data byte is not saved.

Internal buffers can accumulate more than eight bits of motion for X or Y. If either one of the internal buffers overflows, then absolute path data is lost and the OVF bit is set. This bit is cleared once some motion has been read from the Delta\_X and Delta\_Y registers, and if the buffers are not at full scale. Since more data is present in the buffers, the cycle of reading the Motion, Delta\_X and Delta\_Y registers should be repeated until the motion bit (MOT) is cleared. Until MOT is cleared, either the Delta\_X or Delta\_Y registers will read either positive or negative full scale. If the motion register has not been read for long time, at 500 cpi it may take up to 16 read cycles to clear the buffers, at 1000 cpi, up to 32 cycles. To clear an overflow, write anything to this register.

 The PIXRDY bit will be set whenever a valid pixel data byte is available in the Pixel\_Dump register. Check that this bit is set before reading from Pixel\_Dump. To ensure that the Pixel\_Grab pointer has been reset to pixel 0,0 on the initial write to Pixel\_Grab, check to see if PIXFIRST is set to high.





Data Type: Eight bit 2's complement number.

USAGE: X movement is counts since last report. Absolute value is determined by resolution. Reading clears the register.





NOTES: Avago RECOMMENDS that registers 0x03 and 0x04 be read sequentially.



Data Type: Eight bit 2's complement number.

USAGE: Y movement is counts since last report. Absolute value is determined by resolution. Reading clears the register.





NOTES: Avago RECOMMENDS that registers 0x03 and 0x04 be read sequentially.



Data Type: Upper 8 bits of a 9-bit unsigned integer.

USAGE: SQUAL (Surface Quality) is a measure of the number of valid features visible by the sensor in the current frame. The maximum SQUAL register value is 167. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL when looking at a surface are expected.



Data Type: Sixteen bit unsigned integer.

USAGE: Units are clock cycles. Read Shutter\_Upper first, then Shutter\_Lower. They should be read consecutively. The shutter is adjusted to keep the average and maximum pixel values within normal operating ranges. The shutter value is automatically adjusted.



Data Type: Eight-bit number.

USAGE: Maximum Pixel value in current frame. Minimum value = 0, maximum value = 254. The maximum pixel value can vary with every frame.



Data Type: High 8 bits of an unsigned 17-bit integer.

USAGE: This register is used to find the average pixel value. It reports the seven bits of a 16-bit counter, which sums all pixels in the current frame. It may be described as the full sum divided by 512. To find the average pixel value, use the following formula:

Average Pixel = Register Value \* 128/121 = Register Value \* 1.06

The maximum register value is 240. The minimum is 0. The pixel sum value can change every frame.



Data Type: Eight-bit number.

USAGE: Minimum Pixel value in current frame. Minimum value = 0, maximum value = 254. The minimum pixel value can vary with every frame.



Data Type: Eight-bit word.

USAGE: For test purposes, the sensor will read out the contents of the pixel array, one pixel per frame. To start a pixel grab, write anything to this register to reset the pointer to pixel 0,0. Then read the PIXRDY bit in the Motion register. When the PIXRDY bit is set, there is valid data in this register to read out. After the data in this register is read, the pointer will automatically increment to the next pixel. Reading may continue indefinitely; once a complete frame's worth of pixels has been read, PIXFIRST will be set to high to indicate the start of the first pixel and the address pointer will start at the beginning location again. The pixel map address and corresponding sensor orientation is shown below.



**Figure 29. Top view of pixel map address without lens**



**Sensor orientation mounted without lens**



**Figure 30. Top view of pixel map address with lens**



Data Type: Eight-bit number

USAGE: Register 0x0c reports the first byte of the system self test results. See Self Test register 0x10.



Data Type: Eight-bit number

USAGE: Register 0x0d reports the second byte of the system self test results. See Self Test register 0x10.



Data Type: Eight-bit number

USAGE: Register 0x0e reports the third byte of the system self test results. See Self Test register 0x10.



Data Type: Eight-bit number

USAGE: Register 0x0f reports the fourth byte of the system self test results. See Self Test register 0x10.



USAGE: Set the TESTEN bit in register 0x10 to start the system self-test. The test takes 250ms. During this time, do not write or read through the SPI port. Results are available in the CRC0-3 registers. After self-test, reset the chip to start normal operation.

The procedure to start self test is as follows:-

- 1. Write 0x5a to register 0x3a to initiate soft reset. Do not load OFN registers.
- 2. Write data 0xF6 to register 0x60.
- 3. Write data 0xAA to register 0x73.
- 4. Write data 0xC4 to register 0x63.
- 5. Write 0x01 to register 0x10 to initiate self test.
- 6. Wait 250ms.
- 7. Read from CRC0 from address 0x0c, CRC1 from address 0x0d, CRC2 from address 0x0e, CRC3 from address 0x0f.

The results are as follows.







Data Type: Bit field

USAGE: Register 0x11 allows the user to change the configuration of the sensor. The RES bit allows selection between 500 and 1000 cpi resolution.



### **Reserved Address: 0x12-0x19**



### Data Type: Bit field

USAGE: Register 0x1a allows the user to change the LED drive current of the sensor.





### Data Type: Bit field

USAGE: Register 0x1c allows the user to read the Input or Output mode of the sensor.





USAGE: Register 0x1d allows the user to control and read the Motion pin state.



Data Type: Bit field

USAGE: Register 0x2e provides bits that are set every frame. It can be used during ESD testing to check that the chip is running correctly. Writing anything to this register will clear the bits.





Data Type: 8-bit integer

USAGE: Write 0x5A to this register to reset the chip. All settings will revert to default values.



Data Type: 8-Bit integer

USAGE: This value is the upper 8-bit of shutter maximum open time. Shutter value represents pixel array exposure time in multiples of internal clock cycles with maximum value at 2929decimal.



Data Type: 8-Bit integer

USAGE: This value is the lower 8-bit of shutter maximum open time. Shutter value represents pixel array exposure time in multiples of internal clock cycles.



Data Type: Inverse 8-Bit unsigned integer

USAGE: This value is the inverse of the Revision\_ID. It can be used to test the SPI port.



Data Type: Inverse 8-Bit unsigned integer

USAGE: This value is the inverse of the Product\_ID. It can be used to test the SPI port.

### **Reserved** Address: 0x40-0x5f



### Data Type: Bit field

USAGE: This register is used to set several properties of the sensor.



### **Reserved** Address: 0x61



# Data Type: Bit field

USAGE: This register is used to set several properties of the sensor.





USAGE: This register is used to set several properties of the sensor.





Data Type: Bit field

USAGE: This register is used to set several speed switching properties of the sensor.





USAGE: This register is used to set several speed switching properties of the sensor.





### Data Type: Bit field

USAGE: This register is used to set several speed switching properties of the sensor.





Data Type: Bit field

USAGE: This register is used to set several speed switching properties of the sensor.





USAGE: This register is used to set several speed switching properties of the sensor.





### Data Type: Bit field

USAGE: This register is used to set several speed switching properties of the sensor.





Data Type: Bit field

USAGE: This register is used to set several speed switching properties of the sensor.





USAGE: This register is used to set several speed switching properties of the sensor.





### Data Type: Bit field

USAGE: This register is used to set Assert De-assert control. Must write 1 to bit 7 and 6.





### Data Type: Bit field

USAGE: This register is used to set HIGH speed Assert shutter threshold.





USAGE: This register is used to set HIGH speed De-assert shutter threshold.



Data Type: Bit field

USAGE: This register is used to set LOW speed Assert shutter threshold.



Data Type: Bit field

USAGE: This register is used to set LOW speed De-assert shutter threshold.



**Reserved** Address: 0x72



### Data Type: Bit field

USAGE: This register is used to set quatization for DeltaX and DeltaY. If both X and Y quantization modes are on, then only largest quantized X or Y will be reported.





### Data Type: Bit field

USAGE: This register is used to set quatization gradient for DeltaX and DeltaY.





USAGE: This register is used to set finger presence detection control.



Data Type: Bit field

USAGE: This register is used to set sensor orientation control after ORIENT pin is set.



### **Packing information**

Packaging tape, reel and packing information.



### **Reel information**



2. 10 pitches cumulative tol. ±0.2mm.

3. ( ) Reference dimensions only.

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com**

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2011 Avago Technologies. All rights reserved. AV02-1859EN - November 16, 2011



# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Avago Technologies](http://www.mouser.com/avagotechnologies): [ADBS-A320](http://www.mouser.com/access/?pn=ADBS-A320)