45 μV Offset, 0.4 μV/°C, Zero-Drift Operational Amplifier

NCS21871, NCV21871, NCS21872, NCV21872, NCS21874, NCV21874

The NCS21871, NCS21872 and NCS21874 family of zero-drift op amps feature offset voltage as low as 45 μ V over the 1.8 V to 5.5 V supply voltage range. The zero-drift architecture reduces the offset drift to as low as 0.4 μ V/°C and enables high precision measurements over both time and temperature. This family has low power consumption over a wide dynamic range and is available in space saving packages. These features make it well suited for signal conditioning circuits in portable, industrial, automotive, medical and consumer markets.

Features

- Gain-Bandwidth Product: 270 kHz to 350 kHz
- Low Supply Current: 17 μA (typ at 3.3 V)
- Low Offset Voltage: 45 µV max
- Low Offset Drift: 0.4 μ V/°C max
- Wide Supply Range: 1.8 V to 5.5 V
- Wide Temperature Range: -40°C to +125°C
- Rail-to-Rail Input and Output
- Available in Single, Dual and Quad Packages
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

Applications

- Automotive
- Battery Powered/ Portable Application
- Sensor Signal Conditioning
- Low Voltage Current Sensing
- Filter Circuits
- Bridge Circuits
- Medical Instrumentation





SOT23-5 SN SUFFIX CASE 483

SC70-5 SQ SUFFIX CASE 419A



UDFN8 MU SUFFIX CASE 517AW



8

SOIC-8 D SUFFIX CASE 751



SOIC-14

D SUFFIX

CASE 751A

TSSOP-14 WB DT SUFFIX CASE 948G

ECP5 FCT SUFFIX CASE 971BE

DEVICE MARKING INFORMATION


See general marking information in the device marking section on page 2 of this data sheet.

ORDERING INFORMATION


See detailed ordering and shipping information on page 3 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 3.

DEVICE MARKING INFORMATION



PIN CONNECTIONS



ORDERING INFORMATION

Device Part Number	Temperature	Channels	Package	Shipping [†]
COMMERCIAL AND INDUST	RIAL			
NCS21871SN2T1G	–40°C to 125°C	Single	SOT23-5/TSOP-5	3000 / Tape & Reel
NCS21871SQ3T2G			SC70-5/SC-88-5/ SOT-353-5	
NCS21872DMR2G	1	Dual	MICRO-8	4000 / Tape & Reel
NCS21872DR2G			SOIC-8	3000 / Tape & Reel
NCS21874DR2G	1	Quad	SOIC-14	2500 / Tape & Reel
NCS21874DTBR2G			TSSOP-14	
AUTOMOTIVE				
NCV21871SN2T1G	–40°C to 125°C	Single	SOT23-5/TSOP-5	3000 / Tape & Reel
NCV21871SQ3T2G			SC70-5/SC-88-5/ SOT-353-5	
NCV21872DMR2G		Dual	MICRO-8	4000 / Tape & Reel
NCV21872DR2G			SOIC-8	3000 / Tape & Reel
NCV21874DR2G	1	Quad	SOIC-14	2500 / Tape & Reel

SOIC-14, TSSOP-14

TSSOP-14

DISCONTINUED (Note 1)

NCV21874DTBR2G

NCS21871FCTTAG	–40°C to 125°C	Single	ECP5	3000 / Tape & Reel
NCS21872MUTBG	–40°C to 125°C	Dual	UDFN-8	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

1. **DISCONTINUED:** These devices are not recommended for new design. Please contact your **onsemi** representative for information. The most current information on these devices may be available on <u>www.onsemi.com</u>.

ABSOLUTE MAXIMUM RATING Over operating free-air temperature, unless otherwise stated.

Parameter	Rating	Unit
Supply Voltage	6	V
INPUT AND OUTPUT PINS		
Input Voltage (Note 2)	(VSS) – 0.3 to (VDD) + 0.3	V
Input Current (Note 2)	±10	mA
Output Short Circuit Current (Note 3)	Continuous	
TEMPERATURE		
Operating Temperature Range	-40 to +125	°C
Storage Temperature Range	-65 to +150	°C
Junction Temperature	+150	°C
ESD RATINGS (Note 4)		
Human Body Model (HBM)	±4000	V
Charged Device Model (CDM)	±2000	V
OTHER RATINGS		
	100	

Latch-up Current (Note 5)	100	mA
MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current limited to 10 mA or less

3. Short-circuit to ground.

4. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per JEDEC standard JS-001 (AEC-Q100-002)

ESD Charged Device Model tested per JEDEC standard JESD22-C101 (AEC-Q100-011)

5. Latch-up Current tested per JEDEC standard: JESD78.

THERMAL INFORMATION (Note 6)

Symbol	Parameter	Package	Value	Unit
θ_{JA}	Thermal Resistance,	SOT23-5 / TSOP5	290	°C/W
	Junction to Ambient	SC70-5 / SC-88-5 / SOT-353-5	290	
		ECP5	157	
		Micro8 / MSOP8	298	
		SOIC-8	250	
		UDFN8	228	
		SOIC-14	216	
		TSSOP-14	155	

As mounted on an 80x80x1.5 mm FR4 PCB with 650 mm² and 2 oz (0.07 mm) thick copper heat spreader. Following JEDEC JESD/EIA 51.1, 51.2, 51.3 test guidelines

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Range	Unit
VS	Supply Voltage (V _{DD} – V _{SS})	1.8 to 5.5	V
T _A	Specified Operating Temperature Range	-40 to 125	°C
V _{CM}	Input Common Mode Voltage Range	V_{SS} –0.1 to V_{DD} +0.1	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS: $V_S = 1.8 V$ to 5.5 VAt $T_A = +25^{\circ}C$, $R_L = 10 k\Omega$ connected to midsupply, $V_{CM} = V_{OUT}$ = midsupply, unless otherwise noted. **Boldface** limits apply over the specified operating temperature range, guaranteed by characterization and/or design.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
INPUT CHA	RACTERISTICS					
V _{OS}	Offset Voltage	V _S = +5 V	-	6	45	μV
$\Delta V_{OS} / \Delta T$	Offset Voltage Drift vs Temp	V _S = 5 V	-	0.1	0.4	μV/°C
$\Delta V_{OS} / \Delta V_{S}$	Offset Voltage Drift vs Supply	$T_A = +25^{\circ}C$	-	0.4	8	μV/V
		Full temperature range	-		12.6	1
I _{IB}	Input Bias Current	$T_A = +25^{\circ}C$	-	±60	±400	pА
	(Note 7)	Full temperature range	-	±400		1
I _{OS}	Input Offset Current (Note 7)	$T_A = +25^{\circ}C$	_	±50	±800	рА
CMRR	Common Mode Rejection Ratio	V _S = 1.8 V	-	111	-	dB
	(Note 8)	V _S = 3.3 V	-	118	-	1
		V _S = 5.0 V	102	123	-	1
		V _S = 5.5 V	-	127	-	1
CIN	Input Capacitance	Differential	-	4.1	-	pF
		Common Mode	-	7.9	-	1
OUTPUT CH	IARACTERISTICS			-	-	-
A _{VOL}	Open Loop Voltage Gain (Note 7)	V_{SS} + 100 mV < V_{O} < V_{DD} – 100 mV	106	145	-	dB
Z _{out-OL}	Open Loop Output Impedance		S	ee Figure	18	Ω
V _{OH}	Output Voltage High,	$T_A = +25^{\circ}C$	-	10	80	mV
	Referenced to V _{DD}	Full temperature range	-	-	80	1
V _{OL}	Output Voltage Low,	$T_A = +25^{\circ}C$	-	10	80	mV
	Referenced to V _{SS}	Full temperature range	-	-	80	
Ι _Ο	1	Sinking Current	-	11	-	mA
		Sourcing Current	-	5.0	-	1
CL	Capacitive Load Drive		See Figure 14			
NOISE PER	FORMANCE					
e _N	Voltage Noise Density	f _{IN} = 1 kHz	-	62	-	nV / √Hz
ep-p	Voltage Noise	f _{IN} = 0.1 Hz to 10 Hz	-	1.1	-	μV _{PP}
		f _{IN} = 0.01 Hz to 1 Hz	-	0.5	-	1
i _N	Current Noise Density	f _{IN} = 10 Hz	_	350	-	fA / √Hz
	Channel Separation	NCS21872, NCS21874	_	135	-	dB
DYNAMIC P	PERFORMANCE			•		
GBWP	Gain Bandwidth Product	C _L = 100 pF NCS21871, NCS21874	-	350	-	kHz
		NCS21872	-	270	-	1
A _M	Gain Margin	C _L = 100 pF	-	18	-	dB
<i>ф</i> м	Phase Margin	$C_{L} = 100 \text{ pF}$		55	-	0
SR	Slew Rate	G = 1, V _{DD} = 5.5 V	-	0.1	-	V/μs
		G = 1, V _{DD} = 1.8 V	_	0.05	-	1
POWER SU	PPLY				•	
PSRR	Power Supply Rejection Ratio	T _A = +25°C	106	130	-	dB
		Full temperature range	98	_	-	1
t _{ON}	Turn–on Time	V _S = 5 V	_	100	_	μs


ELECTRICAL CHARACTERISTICS: $V_S = 1.8 V$ to 5.5 V At $T_A = +25^{\circ}C$, $R_L = 10 k\Omega$ connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted. **Boldface** limits apply over the specified operating temperature range, guaranteed by characterization and/or design.(continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
POWER SU	PPLY					
Ι _Q	Quiescent Current	$1.8 \text{ V} \le \text{V}_{\text{S}} \le 3.3 \text{ V}$	-	20	40	μA
	(Note 9)		-	-	40	
		$3.3~V < V_S \leq 5.5~V$	-	28	45	
			-	-	45	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Guaranteed by characterization and/or design 8. Specified over the full common mode range: $V_{SS} - 0.1 < V_{CM} < V_{DD} + 0.1$

9. No load, per channel



TYPICAL CHARACTERISTICS

www.onsemi.com

200 30 V_S = 5.5 V 150 25 INPUT BIAS CURRENT (pA) 100 $V_{S} = 5.0 V$ I_{IB1} V_S = 3.3 V 20 50 la (µA) I_{IB-} 0 15 V_S = 1.8 V -50 10 T_A = 25°C -100 V_S = 5 V 5 -150 Per Channel -200 0 -20 0 20 40 60 80 100 20 40 -40 -40 -20 0 60 80 100 TEMPERATURE (°C) TEMPERATURE (°C) Figure 7. Input Bias Current vs. Temperature Figure 8. Quiescent Current vs. Temperature 5 0.20 4 З 4 0.15 Input (N) 1010 0.05 0.05 0 0.05 З Input 2 2 OUTPUT (V) 1 INPUT (V) Output 1 V_S = 5.0 V 0 $A_V = -1$ 0 R_L = 10 k Ω V_S = 5.0 V -2 -1 Output $A_{V} = +1$ -0.10 -3 $R_L = 10 \ k\Omega$ -2 -3 -0.15 _4 TIME (50 µs/div) TIME (5 µs/div) Figure 9. Large Signal Step Response Figure 10. Small Signal Step Response 1.0 1.0 3.0 3.0 0.5 2.5 2.5 0.5 Input Output 2.0 2.0 0 0 -0.5 1.5 1.5 -0.5 V_S = 5.0 V V_S = 5.0 V $A_{V} = -10$ -1.0 1.0 1.0 -1.0 $R_L = 10 \ k\Omega$ $A_{V} = -10$ Output -1.5 0.5 0.5 $R_L = 10 \ k\Omega$ -1.5Input 0 -2.0 0 -2.0 -2.5 -0.5 -0.5 -2.5 -3.0 -1.0 -1.0 -3.0 INPUT (V) OUTPUT (V) INPUT (V) OUTPUT (V) TIME (50 µs/div) TIME (50 µs/div)

TYPICAL CHARACTERISTICS (continued)



Figure 12. Negative Overvoltage Recovery

500 65 $T_A = 25^{\circ}C$ 60 $R_L = 10 \ k\Omega$ 55 400 50 $T_A = 25^{\circ}C$ SETTLING TIME (µs) **OVERSHOOT** (%) 45 40 35 30 25 20 15 100 10 5 0 0 10 100 1 10 100 1000 GAIN (V/V) LOAD CAPACITANCE (pF) Figure 13. Setting Time to 0.1% vs. Figure 14. Small-Signal Overshoot vs. Load **Closed-Loop Gain** Capacitance 2000 1000 VOLTAGE NOISE DENSITY (nV//Hz) $V_{CM} = V_S/2$ 1500 TA = 25°C $R_L = 10 \ k\Omega$ П $T_A = 25^{\circ}C$ 1000 VOLTAGE (nV) 500 100 0 -500 -1000 -1500 -2000 10 10,000 100 1000 0 1 2 3 4 5 6 7 8 9 10 1 10 FREQUENCY (Hz) TIME (s) Figure 15. 0.1 Hz to 10 Hz Noise Figure 16. Voltage Noise Density vs. Frequency 10k 1000 CURRENT NOISE DENSITY (fA/VHz) T_Α = 25°C OUPUT IMPEDANCE (Q) 1k +++100 100 Ш ЩĦ 10 10 10 100 1000 10,000 1 10 100 10k 100k 1k 1M FREQUENCY (Hz) FREQUENCY (Hz) Figure 17. Current Noise Density vs. Figure 18. Open Loop Output Impedance vs. Frequency Frequency

TYPICAL CHARACTERISTICS (continued)

APPLICATIONS INFORMATION

OVERVIEW

The NCS21871, NCS21872, and NCS21874 precision op amps provide low offset voltage and zero drift over temperature. The input common mode voltage range extends 100 mV beyond the supply rails to allow for sensing near ground or VDD. These features make the NCS21871 series well–suited for applications where precision is required, such as current sensing and interfacing with sensors. The NCS21871 series of precision op amps uses a chopper-stabilized architecture, which provides the advantage of minimizing offset voltage drift over temperature and time. The simplified block diagram is shown in Figure 19. Unlike the classical chopper architecture, the chopper stabilized architecture has two signal paths.




Figure 19. Simplified NCS21871 Block Diagram

In Figure 19, the lower signal path is where the chopper samples the input offset voltage, which is then used to correct the offset at the output. The offset correction occurs at a frequency of 125 kHz. The chopper-stabilized architecture is optimized for best performance at frequencies up to the related Nyquist frequency (1/2 of the)offset correction frequency). As the signal frequency exceeds the Nyquist frequency, 62.5 kHz, aliasing may occur at the output. This is an inherent limitation of all chopper and chopper-stabilized architectures. Nevertheless, the NCS21871 op amps have minimal aliasing up to 125 kHz and low aliasing up to 190 kHz when compared to competitor parts from other manufacturers.

onsemi's patented approach utilizes two cascaded, symmetrical, RC notch filters tuned to the chopper frequency and its fifth harmonic to reduce aliasing effects.

The chopper–stabilized architecture also benefits from the feed–forward path, which is shown as the upper signal path of the block diagram in Figure 19. This is the high speed signal path that extends the gain bandwidth up to 350 kHz. Not only does this help retain high frequency components of the input signal, but it also improves the loop gain at low frequencies. This is especially useful for low–side current sensing and sensor interface applications where the signal is low frequency and the differential voltage is relatively small.

APPLICATION CIRCUITS

Low-Side Current Sensing

Low-side current sensing is used to monitor the current through a load. This method can be used to detect over-current conditions and is often used in feedback control, as shown in Figure 20. A sense resistor is placed in series with the load to ground. Typically, the value of the sense resistor is less than 100 m Ω to reduce power loss across the resistor. The op amp amplifies the voltage drop across the sense resistor with a gain set by external resistors R1, R2, R3, and R4 (where R1 = R2, R3 = R4). Precision resistors are required for high accuracy, and the gain is set to utilize the full scale of the ADC for the highest resolution.




Figure 20. Low–Side Current Sensing

Differential Amplifier for Bridged Circuits

Sensors to measure strain, pressure, and temperature are often configured in a Wheatstone bridge circuit as shown in Figure 21. In the measurement, the voltage change that is produced is relatively small and needs to be amplified before going into an ADC. Precision amplifiers are recommended in these types of applications due to their high gain, low noise, and low offset voltage.




Figure 21. Bridge Circuit Amplification

EMI Susceptibility and Input Filtering

Op amps have varying amounts of EMI susceptibility. Semiconductor junctions can pick up and rectify EMI signals, creating an EMI-induced voltage offset at the output, adding another component to the total error. Input pins are the most sensitive to EMI. The NCS21871 op amp family integrates low-pass filters to decrease sensitivity to EMI.

General Layout Guidelines

To ensure optimum device performance, it is important to follow good PCB design practices. Place 0.1 μ F decoupling capacitors as close as possible to the supply pins. Keep traces short, utilize a ground plane, choose surface-mount components, and place components as close as possible to the device pins. These techniques will reduce susceptibility to electromagnetic interference (EMI). Thermoelectric effects can create an additional temperature dependent offset voltage at the input pins. To reduce these effects, use metals with low thermoelectric-coefficients and prevent temperature gradients from heat sources or cooling fans.

UDFN8 Package Guidelines

The UDFN8 package has an exposed leadframe die pad on the underside of the package. This pad should be soldered to the PCB, as shown in the recommended soldering footprint in the Package Dimensions section of this datasheet. The center pad can be electrically connected to VSS or it may be left floating. When connected to VSS, the center pad acts as a heat sink, improving the thermal resistance of the part.

0


DATE 11 APR 2023



SC-88A (SC-70-5/SOT-353) CASE 419A-02 ISSUE M


NDTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. 419A-01 DBSDLETE. NEW STANDARD 419A-02
- 4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.1016MM PER SIDE.



e

F1



RECOMMENDED MOUNTING FOOTPRINT

* For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

DIM	MILLIMETERS				
MIM	MIN.	NDM,	MAX.		
А	0.80	0.95	1.10		
A1			0.10		
AЗ	0.20 REF				
b	0.10	0.20	0.30		
С	0.10		0.25		
D	1.80	2.00	2.20		
E	2.00	2.10	2,20		
E1	1.15	1.25	1.35		
e		0.65 BSC			
L	0.10	0.15	0.30		

GENERIC MARKING





*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


XXX = Specific Device Code

M = Date Code = Pb-Free Package


(Note: Microdot may be in either location)

DESCRIPTION:	SC-88A (SC-70-		ns are uncontrolled except w	vhen stamped "CONTROLLED (COPY" in red. PAGE 1 OF 1
DOCUMENT NUMBER:	98ASB42984B			t when accessed directly from	
STYLE 6: PIN 1. EMITTER 2 2. BASE 2 3. EMITTER 1 4. COLLECTOR 5. COLLECTOR 2/BASE	STYLE 7: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 1 5. COLLECTOR	STYLE 8: PIN 1. CATHODE 2. COLLECTOR 3. N/C 4. BASE 5. EMITTER	STYLE 9: PIN 1. ANODE 2. CATHODE 3. ANODE 4. ANODE 5. ANODE	Note: Please refer to style callout. If style to out in the datasheet r datasheet pinout or p	ype is not called efer to the device
STYLE 1: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 5. COLLECTOR	STYLE 2: PIN 1. ANODE 2. EMITTER 3. BASE 4. COLLECTOR 5. CATHODE	STYLE 3: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. CATHODE 1	STYLE 4: PIN 1. SOURCE 1 2. DRAIN 1/2 3. SOURCE 1 4. GATE 1 5. GATE 2	STYLE 5: PIN 1. CATHODE 2. COMMON ANOD 3. CATHODE 2 4. CATHODE 3 5. CATHODE 4	E

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or the rights of others.








*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

 DOCUMENT NUMBER:
 98AON34462E
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 UDFN8, 2X2
 PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		
the right to make changes without furth purpose, nor does onsemi assume ar	er notice to any products herein. onsemi make ny liability arising out of the application or use	LLC dba onsemi or its subsidiaries in the United States and/or other cour se no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	oducts for any particular		

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE

6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK

7. VOULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	

SOURCE 1/DRAIN 2

7.

8. GATE 1


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.

7.

8

COLLECTOR, #1

COLLECTOR, #1



*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

 DOCUMENT NUMBER:
 98ASB42565B
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 SOIC-14 NB
 PAGE 1 OF 2

 onsemi and ONSEMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi axis me any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


SOIC-14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON CATHODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DESCRIPTION: SOIC-14 NB PAGE 2 OF	DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
	DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2	

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



 DOCUMENT NUMBER:
 98ASB14087C
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.


 DESCRIPTION:
 MICRO8
 PAGE 1 OF 1

 onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

semi



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER: 98ASH70246A Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1			
onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves						

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

NCV21871SQ3T2G NCS21871SQ3T2G NCS21871SN2T1G NCV21871SN2T1G NCS21872DMR2G NCS21874DR2G NCV21872DMR2G NCV21874DR2G NCS21872DR2G NCV21872DR2G NCS21874DTBR2G NCV21874DTBR2G