onsemi

Quad 2-Input Multiplexer

MC74AC157, MC74ACT157

The MC74AC157/74ACT157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present the selected data in the true (non-inverted) form.

The MC74AC157/74ACT157 can also be used as a function generator.

Features

- Outputs Source/Sink 24 mA
- 'ACT157 Has TTL Compatible Inputs
- These are Pb–Free Devices




Figure 1. Pinout: 16–Lead Packages Conductors (Top View)


TRUTH TABLE

	Inp	Outputs		
E	S	I ₀	l ₁	Z
Н	Х	Х	Х	L
L	н	Х	L	L
L	н	Х	н	Н
L	L	L	Х	L
L	L	Н	Х	Н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



(Note: Microdot may be in either location)

PIN NAMES

PIN	FUNCTION
I _{0a} -I _{0d}	Source 0 Data Inputs
I _{1a} -I _{1d}	Source 0 Data Inputs
Ē	Enable Input
S	Select Input
Z _a -Z _d	Outputs

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.





Figure 2. Logic Symbol

FUNCTIONAL DESCRIPTION

The MC74AC157/74ACT157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input (\overline{E}) is active-LOW. When \overline{E} is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The MC74AC157/74ACT157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{aligned} Z_a &= \overline{E} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) \\ Z_b &= \overline{E} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S}) \\ Z_c &= \overline{E} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) \\ Z_d &= \overline{E} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S}) \end{aligned}$$

A common use of the MC74AC157/74ACT157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The MC74AC157/74ACT157 can generate any four of the sixteen different functions of two variables with one variable common. This is useful for implementing gating functions.






Figure 3. Logic Diagram

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +6.5	V
VI	DC Input Voltage		$-0.5\leqV_{I}\leqV_{CC}+0.5$	V
Vo	DC Output Voltage	(Note 1)	$-0.5 \leq V_O \leq V_{CC} + 0.5$	V
I _{IK}	DC Input Diode Current		±20	mA
I _{OK}	DC Output Diode Current		±50	mA
I _O	DC Output Sink/Source Current		±50	mA
I _{CC}	DC Supply Current per Output Pin		±50	mA
I _{GND}	DC Ground Current per Output Pin		±50	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead temperature, 1 mm from Case for 10 Seconds		260	°C
TJ	Junction temperature under Bias		+ 150	°C
θ_{JA}	Thermal Resistance (Note 2)	SOIC TSSOP	126 159	°C/W
P _D	Power Dissipation in Still Air at 25°C (Note 3)	SOIC TSSOP	995 787	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating Oxygen Inc	dex: 30% – 35%	UL 94 V-0 @ 0.125 in	
V _{ESD}		/ Model (Note 4) e Model (Note 5)	> 2000 > 1000	V
I _{Latch-Up}	Latch-Up Performance Above V _{CC} and Below GND	at 85°C (Note 6)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. I_O absolute maximum rating must be observed.

2. The package thermal impedance is calculated in accordance with JESD51-7.

3. 500 mW at 65°C; derate to 300 mW by 10 mW/ from 65°C to 85°C.

4. Tested to EIA/JESD22-A114-A.

5. Tested to JESD22-C101-A.

6. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
M	Supply Voltage	′AC	2.0	5.0	6.0	M	
V _{CC}	Supply Voltage	ΆCΤ	4.5	5.0	5.5	V	
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Ref. to GND)		0	-	V _{CC}	V	
		V _{CC} @ 3.0 V	-	150	-		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V	-	40	-	ns/V	
		V _{CC} @ 5.5 V	-	25	-		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V	-	10	-	20	
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V	-	8.0	-	ns/V	
T _A	Operating Ambient Temperature Range	-40	25	85	°C		
I _{OH}	Output Current – High	-	-	-24	mA		
I _{OL}	Output Current – Low		-	-	24	mA	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
1. V_{IN} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. V_{IN} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

	Parameter		74	AC	74AC		
Symbol		V _{CC} (V)	T _A = +25°C		T _A = –40°C to +85°C	Unit	Conditions
			Тур	Guar	anteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	v	V_{OUT} = 0.1 V or V _{CC} – 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V_{OUT} = 0.1 V or V _{CC} – 0.1 V
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	v	I _{OUT} = -50 μA
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	v	$\label{eq:VIN} \begin{array}{c} {}^{*}V_{IN} = V_{IL} \text{ or } V_{IH} \\ & -12 \text{ mA} \\ I_{OH} & -24 \text{ mA} \\ & -24 \text{ mA} \end{array}$
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	v	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ 12 mA I_{OL} 24 mA 24 mA
I _{IN}	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	V _I = V _{CC} , GND
I _{OLD}	†Minimum Dynamic	5.5	-	-	75	mA	V _{OLD} = 1.65 V Max
I _{OHD}	Output Current	5.5	-	-	-75	mA	V _{OHD} = 3.85 V Min
I _{CC}	Maximum Quiescent Supply Current	5.5	-	8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

NOTE: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

AC CHARACTERISTICS

				74AC		74	AC	
Symbol	Parameter		T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Unit
			Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay S to Z _n	3.3 5.0	1.5 1.5	7.0 5.5	11.5 9.0	1.5 1.5	13.0 10.0	ns
t _{PHL}	Propagation Delay S to Z _n	3.3 5.0	1.5 1.5	6.5 5.0	11.0 8.5	1.5 1.0	12.0 9.5	ns
t _{PLH}	Propagation Delay E to Z _n	3.3 5.0	1.5 1.5	7.0 5.5	11.5 9.0	1.5 1.5	13.0 10.0	ns
t _{PHL}	Propagation Delay \overline{E}_n to Z_n	3.3 5.0	1.5 1.5	6.5 5.5	11.0 9.0	1.5 1.0	12 9.5	ns
t _{PLH}	Propagation Delay I _n to Z _n	3.3 5.0	1.5 1.5	5.0 4.0	8.5 6.5	1.0 1.0	9.0 7.0	ns
t _{PHL}	Propagation Delay I _n to Z _n	3.3 5.0	1.5 1.5	5.0 4.0	8.0 6.5	1.0 1.0	9.0 7.0	ns

*Voltage Range 3.3 V is 3.3 V ± 0.3 V. *Voltage Range 5.0 V is 5.0 V ± 0.5 V.

DC CHARACTERISTICS

			74/	СТ	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = –40°C to +85°C	Unit	Conditions
			Тур	Guara	anteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I _{OUT} = -50 μA
		4.5 5.5		3.86 4.86	3.76 4.76	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ -24 mA I_{OH} -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{OL} = 24 \text{ mA}$ 24 mA
I _{IN}	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μA	$V_{I} = V_{CC}, \text{ GND}$
ΔI_{CCT}	Additional Max. I _{CC} /Input	5.5	0.6	-	1.5	mA	$V_{I} = V_{CC} - 2.1 V$
I _{OLD}	†Minimum Dynamic	5.5	-	-	75	mA	V _{OLD} = 1.65 V Max
I _{OHD}	Output Current	5.5	-	-	-75	mA	V _{OHD} = 3.85 V Min
I _{CC}	Maximum Quiescent Supply Current	5.5	_	8.0	80	μΑ	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS

				74ACT		74A	СТ	
Symbol	Parameter		T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Unit
		ĺ	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay S to Z _n	5.0	2.0	-	9.0	1.5	10.0	ns
t _{PHL}	Propagation Delay S to Z _n	5.0	2.0	-	9.5	2.0	10.5	ns
t _{PLH}	Propagation Delay \overline{E}_n to Z_n	5.0	1.5	-	10	1.5	11.5	ns
t _{PHL}	Propagation Delay \overline{E}_n to Z_n	5.0	1.5	-	8.5	1.0	9.0	ns
t _{PLH}	Propagation Delay I_n to Z_n	5.0	1.5	-	7.0	1.0	8.5	ns
t _{PHL}	Propagation Delay I _n to Z _n	5.0	1.5	-	7.5	1.0	8.5	ns

*Voltage Range 5.0 V is 5.0 V ± 0.5 V.

CAPACITANCE

Symbol Parameter		Value – Typ	Unit	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	50	pF	V _{CC} = 5.0 V

ORDERING INFORMATION

Device Order Number	Marking	Package	Shipping [†]
MC74AC157DG	AC157	SOIC-16 (Pb-Free)	48 Units / Rail
MC74AC157DR2G	AC157	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74AC157DR2G-Q*	AC157	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74AC157DTR2G	AC 157	TSSOP-16 (Pb-Free)	2500 Tape & Reel
MC74ACT157DG	ACT157	SOIC-16 (Pb-Free)	48 Units / Rail
MC74ACT157DR2G	ACT157	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74ACT157DTR2G	ACT 157	TSSOP-16 (Pb-Free)	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 *-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP

Capable.



MILLIMETERS

NOM

1.55

0.18

1.37

0.42

0.22

9.90 BSC

MIN

1.35

0.10

1.25

0.35

0.19

DIM

А

Α1

A2

b

С

D

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

DATE 18 OCT 2024

MAX

1.75

0.25


1.50


0.49


0.25


NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE & DIMENSION AT MAXIMUM MATERIAL CONDITION.











ECOMMENDED MOUNTING FOOTPRINT *FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	BASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.							
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 1 OF 2						

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

DATE 18 OCT 2024

GENERIC MARKING DIAGRAM*

16	A	H	A.	- A	- A	A	A.	Æ
		XX)						
		XX	XX	XX	XX	XX)	ΧX	x
	0			NĽ				
1	H	H	Н	Н	Н	Н	Н	Ъ

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package


*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:	
PIN 1.		PIN 1.		PIN 1.	COLLECTOR, DYE #1	PIN 1.	
2.		2.	ANODE	2.	BASE, #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	••••
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	
5.		5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.		6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	BASE, #3
12.	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	EMITTER, #3
13.	BASE	13.	CATHODE	13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STVLE 5		STVLE 6		STVLE 7			
STYLE 5: PIN 1	DRAIN DYE #1	STYLE 6: PIN 1	CATHODE	STYLE 7: PIN 1	SOURCE N-CH		
PIN 1.	DRAIN, DYE #1 DRAIN #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH	h	
PIN 1. 2.	DRAIN, #1	PIN 1. 2.	CATHODE	PIN 1. 2.	COMMON DRAIN (OUTPUT		
PIN 1. 2. 3.	DRAIN, #1 DRAIN, #2	PIN 1. 2. 3.	CATHODE CATHODE	PIN 1. 2. 3.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4.	DRAIN, #1 DRAIN, #2 DRAIN, #2	PIN 1. 2. 3. 4.	CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH)	
PIN 1. 2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT)	
PIN 1. 2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3	PIN 1. 2. 3. 4. 5. 6.	CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT))	
PIN 1. 2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT))	
PIN 1. 2. 3. 4. 5. 6. 7. 8.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #4 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6. 7. 8.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH))	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH)))	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT)))	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT))))	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT))))	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH)))))	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT)))))	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. 12. 13. 13. 14. 15.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT)))))	

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1.27P		PAGE 2 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi



*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70247A	the Document Repository. COPY" in red.						
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1					
onsemi and OOSEMI are trademarks of Semiconductor Components Industries 11 C dba onsemi or its subsidiaries in the United States and/or other countries onsemi reserves								

onsemi and OI ISCI III are trademarks or Semiconductor Components industries, LLC data onsemi or its subsidiaries in the United States and/or other countries. Onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights or the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

MC74AC157DG MC74AC157DR2G MC74AC157DTR2G MC74ACT157DG MC74ACT157DR2G MC74ACT157DTR2G NLV74AC157DR2G