onsemi

Linear Voltage Tracking Regulator - Micropower Low Dropout, Line Driver

200 mA

CS8182


The CS8182 is a monolithic integrated low dropout tracking regulator designed to provides an adjustable buffered output voltage that closely tracks ($\pm 10 \text{ mV}$) the reference input. The output delivers up to 200 mA while being able to be configured higher, lower or equal to the reference voltages.


The device has been designed to operate over a wide range (2.8 V to 45 V) while still maintaining excellent DC characteristics. The CS8182 is protected from reverse battery, short circuit and thermal runaway conditions. The device also can withstand 45 V load dump transients and -50 V reverse polarity input voltage transients. This makes it suitable for use in automotive environments.


The V_{REF}/ENABLE lead serves two purposes. It is used to provide the input voltage as a reference for the output and it also can be pulled low to place the device in sleep mode where it nominally draws 30 μ A from the supply.

Features

- 200 mA Source Capability
- Output Tracks within ±10 mV Worst Case
- Low Dropout (0.35 V Typ. @ 200 mA)
- Low Quiescent Current
- Thermal Shutdown
- Short Circuit Protection
- Wide Operating Range
- Internally Fused Leads in SO-8 Package
- For Automotive and Other Applications Requiring Site and Change Control
- These are Pb-Free Devices







ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 9.

PACKAGE PIN DESCRIPTION

	Package Lead Number			
SO-8	D ² PAK 5-PIN	DPAK 5-PIN	Lead Symbol	Function
8	1	1	V _{IN}	Input Voltage
1	2	2	V _{OUT}	Regulated Output
2, 3, 6, 7	3	3	GND	Ground
4	4	4	Adj	Adjust Lead
5	5	5	V _{REF} /ENABLE	Reference Voltage and ENABLE Input

MAXIMUM RATINGS

Rating	Value	Unit
Storage Temperature Range	–65 to +150	°C
Junction Temperature	+150	°C
Supply Voltage Range (Continuous)	-16 to 45	V
Peak Transient Voltage (V _{IN} = 14 V, Load Dump Transient = 31 V)	45	V
Voltage Range (Adj, V _{OUT} , V _{REF} /ENABLE)	–10 to +V _{IN}	V
Package Thermal Resistance, SO-8: Junction-to-Case, R _{θJC} Junction-to-Air, R _{θJA}	25 80	°C/W °C/W
Package Thermal Resistance, D ² PAK Junction-to-Case, R _{θJC} Junction-to-Air, R _{θJA}	4.0 48	°C/W °C/W
Package Thermal Resistance, DPAK Junction-to-Case, R _{θJC} Junction-to-Air, R _{θJA}	8.0 64	°C/W °C/W
ESD Capability (Human Body Model) (Machine Model)	2.0 200	kV V
Lead Temperature Soldering: (Note 1) (SO-8) (D ² PAK) (DPAK)	240 225 260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. 60 second maximum above 183°C.

RECOMMENDED OPERATING RANGES

Rating	Value	Unit
Junction Temperature, T _J	-40 to+125	°C
Input Voltage, Continuous V _{IN}	3.4 to 45	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

CS8182

ELECTRICAL CHARACTERISTICS	$(V_{IN} = 14 \text{ V}; \text{ V}_{REF} / \text{ENABLE} > 2.75 \text{ V}; -40^{\circ}\text{C} < \text{T}_{\text{J}} < +125^{\circ}\text{C}; \text{ C}_{OUT} \ge 10 \ \mu\text{F};$
$0.1 \ \Omega < C_{OUT-ESR} < 1.0 \ \Omega @ 10 \text{ kHz}$, unle	ess otherwise specified.)

Parameter	Parameter Test Conditions		Тур	Max	Unit
Regular Output					
V _{REF} – V _{OUT} V _{OUT} Tracking Error	4.5 V \leq V $_{IN}$ \leq 26 V, 100 μ A \leq I $_{OUT}$ \leq 200 mA, Note 2 V $_{IN}$ = 12 V, I $_{OUT}$ = 30 mA, V $_{REF}$ = 5.0 V, Note 2	-10 -5.0		10 5	mV mV
Dropout Voltage (V _{IN} – V _{OUT})	I _{OUT} = 100 μA I _{OUT} = 30 mA I _{OUT} = 200 mA	_ _ _	100 _ 350	150 500 600	mV mV mV
Line Regulation	4.5 V \leq V _{IN} \leq 26 V, Note 2	-	-	10	mV
Load Regulation	100 μ A \leq I _{OUT} \leq 200 mA, Note 2	-	-	10	mV
Adj Lead Current	Loop in Regulation	-	0.2	1.0	μΑ
Current Limit	V_{IN} = 14 V, V_{REF} = 5.0 V, V_{OUT} = 90% of $V_{REF},$ Note 2	250	-	700	mA
$ \begin{array}{l} \mbox{Quiescent Current (I_{IN}-I_{OUT})} & V_{IN}=12 \ V, \ I_{OUT}=200 \ mA \\ V_{IN}=12 \ V, \ I_{OUT}=100 \ \muA \\ V_{IN}=12 \ V, \ V_{REF}/ENABLE=0 \ V \end{array} $			15 75 30	25 150 55	mA μA μA
Reverse Current	V _{OUT} = 5.0 V, V _{IN} = 0 V	-	0.2	1.5	mA
Ripple Rejection	f = 120 Hz, I_{OUT} = 200 mA, 4.5 V $\leq V_{IN} \leq$ 26 V	60	-	-	dB
Thermal Shutdown	GBD	150	180	210	°C

V_{REF}/ENABLE


Enable Voltage	_	0.80	2.00	2.75	V
Input Bias Current	V _{REF} /ENABLE	_	0.2	1.0	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. $V_{\mbox{OUT}}$ connected to Adj lead.

CS8182

TYPICAL CHARACTERISTICS








Figure 3. Quiescent Current vs. Input Voltage (Operating Mode)




Figure 5. V_{OUT} Reverse Current




Figure 4. Quiescent Current vs. Input Voltage (Sleep Mode)






Figure 6. V_{OUT} Reverse Current

CIRCUIT DESCRIPTION

ENABLE Function

By pulling the V_{REF}/ENABLE lead below 2.0 V typically, (see Figure 10 or Figure 11), the IC is disabled and enters a sleep state where the device draws less than 55 μ A from supply. When the V_{REF}/ENABLE lead is greater than 2.75 V, V_{OUT} tracks the V_{REF}/ENABLE lead normally.








Figure 9. Tracking Regulator at Lower Voltages




Figure 11. Alternative ENABLE Circuit

* C1 is required if the regulator is far from the power source filter. ** C2 is required for stability.

*** C3 is recommended for EMC susceptibility.

Output Voltage

The output is capable of supplying 200 mA to the load while configured as a similar (Figure 7), lower (Figure 9), or higher (Figure 8) voltage as the reference lead. The Adj lead acts as the inverting terminal of the op amp and the V_{REF} lead as the non–inverting.

The device can also be configured as a high-side driver as displayed in Figure 12.




Figure 8. Tracking Regulator at Higher Voltages




Figure 10. Tracking Regulator with ENABLE Circuit





Figure 12. High–Side Driver


APPLICATION NOTES

V_{OUT} Short to Battery

The CS8182 will survive a short to battery when hooked up the conventional way as shown in Figure 13. No damage to the part will occur. The part also endures a short to battery when powered by an isolated supply at a lower voltage as in Figure 14. In this case the CS8182 supply input voltage is set at 7 V when a short to battery (14 V typical) occurs on V_{OUT} which normally runs at 5 V. The current into the device (ammeter in Figure 14) will draw additional current as displayed in Figure 15.











Switched Application

The CS8182 has been designed for use in systems where the reference voltage on the V_{REF} /ENABLE pin is continuously on. Typically, the current into the V_{REF} /ENABLE pin will be less than 1.0 μ A when the voltage on the V_{IN} pin (usually the ignition line) has been switched out (V_{IN} can be at high impedance or at ground.) Reference Figure 16.





External Capacitors

The output capacitor for the CS8182 is required for stability. Without it, the regulator output will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability. Worst-case is determined at the minimum ambient temperature and maximum load expected.

The output capacitor can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltage during brief conditions of negative input transients that might be characteristic of a particular system.

The capacitor must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to -40° C, a capacitor rated at that temperature must be used.

Ceramic Capacitor Stability

The CS8182 has been verified to work with ceramic output capacitors with an additional series resistor simulating traditional ESR of tantalum capacitors; however, it has been determined the best operational performance is with a 330 m Ω series resistor (or parallel combination of three 1 Ω resistors) in conjunction with a 22 μ F output capacitor. Values outside of this are known to have limited performance with respect to stability. For more information, please contact your local **onsemi** sales office.

Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 17) is:

$$PD(max) = \{V_{IN}(max) - V_{OUT}(min)\} I_{OUT}(max) + V_{IN}(max)I_Q$$
(1)

where:

 $V_{IN(max)}$ is the maximum input voltage,

V_{OUT(min)} is the minimum output voltage,

 $I_{OUT(max)}$ is the maximum output current, for the application, and

 I_Q is the quiescent current the regulator consumes at $I_{OUT(max)}$.

Once the value of PD(max) is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$R_{\theta JA} = \frac{150^{\circ}C - TA}{PD}$$
 (2)

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required.




Figure 17. Single Output Regulator with Key Performance Parameters Labeled

Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA}$$
(3)


where:

 $R_{\theta JC}$ = the junction-to-case thermal resistance,

 $R_{\theta CS}$ = the case-to-heatsink thermal resistance, and

 $R_{\theta SA}$ = the heatsink-to-ambient thermal resistance.

 $R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heatsink manufacturers.



ORDERING INFORMATION

Device	Package	Shipping [†]
CS8182YDFR8G	SO-8 (Pb-Free)	2500 / Tape & Reel

DISCONTINUED (Note 3)

CS8182YDF8G	SO-8 (Pb-Free)	95 Units / Rail
CS8182YDPS5G	D ² PAK 5–PIN (Pb–Free)	50 Units / Rail
CS8182YDPSR5G	D ² PAK 5–PIN (Pb–Free)	750 / Tape & Reel
CS8182DTG	DPAK 5L (Pb-Free)	50 Units / Rail
CS8182DTRKG	DPAK 5L (Pb–Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

DISCONTINUED: These devices are not recommended for new design. Please contact your onsemi representative for information. The most current information on these devices may be available on <u>www.onsemi.com</u>.


ONSEMI



SCALE 1:1

DPAK-5, CENTER LEAD CROP CASE 175AA ISSUE B

DATE 15 MAY 2014




 Minimum
 Minimum
 Max
 Minimum

1. DIMENSIONING AND TOLERANCING

NOTES:


F	0.024	0.032	0.61	0.81
G	0.180 BSC		4.56	BSC
н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
ĸ	0.102	0.114	2.60	2.89
L	0.045	BSC	1.14	BSC
R	0.170	0.190	4.32	4.83
R1	0.185	0.210	4.70	5.33
S	0.025	0.040	0.63	1.01
U	0.020		0.51	
v	0.035	0.050	0.89	1.27
Z	0.155	0.170	3.93	4.32

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, <u>SOLDERRM/D</u>.

GENERIC MARKING DIAGRAMS*



*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present.

DOCUMENT NUMBER:	98AON12855D	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DESCRIPTION: DPAK-5 CENTER LEAD CROP PAGE		PAGE 1 OF 1	
the right to make changes without furth	er notice to any products herein. onsemi make	LLC dba onsemi or its subsidiaries in the United States and/or other co es no warranty, representation or guarantee regarding the suitability of its of any product or circuit, and specifically disclaims any and all liability, ir	products for any particular	

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2003

onsemi



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB	NB PAGE 1 OF		
the right to make changes without furth purpose, nor does onsemi assume as	er notice to any products herein. onsemi make ny liability arising out of the application or use	LLC dba onsemi or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pro of any product or circuit, and specifically disclaims any and all liability, incl e under its patent rights nor the rights of others.	roducts for any particular	

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. COLLECTOR, #2 4 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB	8 NB		

SOURCE 1/DRAIN 2

7.

8. GATE 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.


7.

8

COLLECTOR, #1

COLLECTOR, #1

semi



details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Pb-Free indicator, "G" or microdot " •", may or may not be present.

DOCUMENT NUMBER:	98AON14120D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	D ² PAK-5		PAGE 1 OF 1
onsemi and ONSEM) are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.			

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

<u>CS8182YDF8</u> <u>CS8182YDF8G</u> <u>CS8182YDFR8</u> <u>CS8182YDFR8G</u> <u>CS8182DTRKG</u> <u>CS8182YDPSR5G</u> CS8182YDPS5G CS8182DTG