














UF3C120040K3S



Part Number	Package	Marking
UF3C120040K3S	TO-247-3L	UF3C120040K3S









1200V-35m Ω SiC FET

Rev. C, December 2019

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-3L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.

Features

- \bullet Typical on-resistance $R_{DS(on),typ}$ of $35 m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		1200	V
Gate-source voltage	V_{GS}	DC	-25 to +25	V
Continuous drain current ¹	I _D	T _C = 25°C	65	Α
Continuous drain current		T _C = 100°C	47	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	175	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =4.2A	132.3	mJ
Power dissipation	P _{tot}	T _C = 25°C	429	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J, T_{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	T _L		250	°C

- 1. Limited by $T_{J,\text{max}}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.27	0.35	°C/W













Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	UIIILS
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	1200			V
		V _{DS} =1200V,		8	150	- μΑ
Total drain leakage current	l	$V_{GS}=0V, T_J=25$ °C				
Total di alli leakage cui Ferit	I _{DSS}	V _{DS} =1200V,		35		
		$V_{GS}=0V, T_{J}=175^{\circ}C$				
Total gata loakaga surrent	I _{GSS}	V _{DS} =0V, T _J =25°C,		6	±20	μА
Total gate leakage current		V _{GS} =-20V / +20V				
	R _{DS(on)}	V_{GS} =12V, I_{D} =40A,		35	45	mΩ
		T _J =25°C				
Drain-source on-resistance		V_{GS} =12V, I_{D} =40A,		56		
		T _J =125°C				
		V_{GS} =12V, I_{D} =40A,		73		
		T _J =175°C		73		
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_D =10mA	4	5	6	V
Gate resistance	R_{G}	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Unite			
			Min	Тур	Max	Units	
Diode continuous forward current ¹	I _S	T _C =25°C			65	А	
Diode pulse current ²	I _{S,pulse}	T _C =25°C			175	Α	
Forward voltage	V _{FSD}	V _{GS} =0V, I _F =20A, T _J =25°C		1.5	2	V	
		V _{GS} =0V, I _F =20A, T _J =175°C		1.95		- v	
Reverse recovery charge	Q _{rr}	V_R =800V, I_F =40A, V_{GS} =-5V, R_{G_EXT} =10 Ω di/dt=2400A/ μ s, T_J =25°C		358		nC	
Reverse recovery time	t _{rr}			25		ns	
Reverse recovery charge	Q _{rr}	V_R =800V, I_F =40A, V_{GS} =-5V, R_{G_EXT} =10 Ω		259		nC	
Reverse recovery time	t _{rr}	di/dt=2400A/μs, T _J =150°C		22		ns	













Typical Performance - Dynamic

Parameter	Symbol	Tost Conditions	Value			l luite
r di dilletei		Test Conditions -	Min	Тур	Max	- Units
Input capacitance	C _{iss}	V _{DS} =100V, V _{GS} =0V		1500		
Output capacitance	C _{oss}	f=100kHz		210		pF
Reverse transfer capacitance	C_{rss}	1-100KH2		1.7		
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 800V, V _{GS} =0V		112		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 800V, V_{GS} =0V		280		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		35.6		μЈ
Total gate charge	Q_{G}	V _{DS} =800V, I _D =40A,		51		
Gate-drain charge	Q_{GD}	$V_{GS} = -5V \text{ to } 15V$		11		nC
Gate-source charge	Q_{GS}	VGS 3V 1013V		19		
Turn-on delay time	t _{d(on)}			38		- ns
Rise time	t _r	V _{DS} =800V, I _D =40A, Gate		26		
Turn-off delay time	t _{d(off)}	Driver =-5V to +15V, Turn-on $R_{G,EXT}$ =1 Ω , Turn-off $R_{G,EXT}$ =22 Ω Inductive Load, FWD: same device with V_{GS} = -5V and R_{G} = 22 Ω , RC snubber: R_{S} =5 Ω and C_{S} =220pF, T_{J} =25°C		61		
Fall time	t _f			20		
Turn-on energy including R _S energy ⁴	E _{ON}			1222		
Turn-off energy including R _S energy ⁴	E _{OFF}			227		
Total switching energy including R _S energy ⁴	E _{TOTAL}			1449		μЈ
Snubber R _S energy during turn-on	E _{RS_ON}			7.3		
Snubber R _S energy during turn-off	E _{RS_OFF}			9.5		
Turn-on delay time	t _{d(on)}			37		
Rise time	t _r	V _{DS} =800V, I _D =40A, Gate		25		ns
Turn-off delay time	$t_{d(off)}$	Driver =-5V to +15V, Turn-on $R_{G,EXT}$ =1 Ω , Turn-off $R_{G,EXT}$ =22 Ω Inductive Load, FWD: same device with V_{GS} = -5V and R_{G} = 22 Ω , RC snubber: R_{S} =5 Ω and C_{S} =220pF, T_{J} =150°C		63		
Fall time	t _f			21		
Turn-on energy including R _S energy ⁴	E _{ON}			1183		
Turn-off energy including R _S energy ⁴	E _{OFF}			261		
Total switching energy including R _S energy ⁴	E _{TOTAL}			1444		μЈ
Snubber R _S energy during turn-on	E _{RS_ON}			7.1		
Snubber R _S energy during turn-off	E _{RS_OFF}			9.5		

^{4.} The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.





120











Typical Performance Diagrams



100 Drain Current, I_D (A) 80 --- Vgs = 15V Vgs = 10V 60 Vgs = 8V 40 - Vgs = 7V • Vgs = 6.5V 20 - Vgs = 6V 0 2 3 5 9 10 1 Drain-Source Voltage, $V_{DS}(V)$

Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250μ s






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 40A

















Tj = -55°C Tj = 25°C Tj = 175°C Drain Current, I_D (A) Gate-Source Voltage, $V_{GS}(V)$

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at V_{DS} = 800V and I_{D} = 40A
















Figure 9. 3rd quadrant characteristics at T_J = -55°C




Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$

















70 60 60 40 30 20 10 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_C (°C)

Figure 13. Typical capacitances at f = 100kHz and $V_{GS} = 0V$

Figure 14. DC drain current derating



1 Thermal Impedance, $Z_{\theta JC}$ (°C/W) 0.1 D = 0.5D = 0.3D = 0.10.01 • D = 0.05 ··· D = 0.02 -D = 0.01Single Pulse 0.001 1.E-06 1.E-05 1.E-04 1.E-03 1.E-02 1.E-01 Pulse Time, t_p (s)

Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance

















Qrr (nC) $V_{DS} = 800V, I_{S} = 40A,$ $di/dt = 2400A/\mu s$, $V_{GS} = -5V$, $R_G = 10\Omega$ Junction Temperature, T_J (°C)

Figure 17. Safe operation area at $T_C = 25$ °C, D = 0, Parameter t_p

Figure 18. Reverse recovery charge Qrr vs. junction temperture






Figure 19. Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at TJ = 25°C, turn-on $R_{G_EXT} = 1\Omega$, and turn-off $R_{G_EXT} = 22\Omega$




















Figure 20. Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-on gate resistor R_{G_EXT}






Figure 21. Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor R_{G_EXT}




















Figure 22. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at $I_D = 40A$






Figure 23. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of snubber capacitance at I_D = 40A and T_J = 25°C
















Figure 24. Clamped inductive load switching test circuit An RC snubber ($R_S = 5\Omega$ and $C_S = 220$ pF) is required to improve the turn-off waveforms.

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

UF3C120040K3S