**ON Semiconductor** 

Is Now

# Onsemi

To learn more about onsemi<sup>™</sup>, please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari

# 1920 (H) x 1080 (V) Interline CCD Image Sensor

## Description

The KAI–02150 Image Sensor is a 1080p (1920  $\times$  1080) CCD in a 2/3" optical format. Based on the TRUESENSE 5.5-micron Interline Transfer CCD Platform, the sensor features broad dynamic range, excellent imaging performance, and a flexible readout architecture that enables use of 1, 2, or 4 outputs for full resolution readout up to 64 frames per second. A vertical overflow drain structure suppresses image blooming and enables electronic shuttering for precise exposure control.


## Table 1. GENERAL SPECIFICATIONS

Parameter	Typical Value
Architecture	Interline CCD, Progressive Scan
Total Number of Pixels	2004 (H) × 1144 (V)
Number of Effective Pixels	1960 (H) × 1120 (V)
Number of Active Pixels	1920 (H) × 1080 (V)
Pixel Size	5.5 μm (H) × 5.5 μm (V)
Active Image Size	10.56 mm (H) $\times$ 5.94 mm (V) 12.1 mm (Diagonal), 2/3" Optical Format
Aspect Ratio	16:9
Number of Outputs	1, 2, or 4
Charge Capacity	20,000 electrons
Output Sensitivity	34 μV/e-
Quantum Efficiency Pan (–ABA, –PBA) R, G, B (–FBA, –QBA) R, G, B (–CBA, –PBA)	44% 31%, 37%, 38% 29%, 37%, 39%
Base ISO KAI-02150-ABA KAI-02150-FBA KAI-02150-CBA KAI-02150-PBA	330 170 150 330
Read Noise (f = 40 MHz)	12 e <sup>-</sup> rms
Dark Current Photodiode/VCCD	7/100 e⁻/s
Dark Current Doubling Temp Photodiode/VCCD	7°C/9°C
Dynamic Range	64 dB
Charge Transfer Efficiency	0.999999
Blooming Suppression	> 300 X
Smear	–100 dB
Image Lag	< 10 electrons
Maximum Pixel Clock Speed	40 MHz
Maximum Frame Rate Quad/Dual/Single Output	64/33/17 fps
Package	68 Pin PGA 64 Pin CLCC
Cover Glass	AR Coated, 2-Sides or Clear Glass

ON

## **ON Semiconductor®**

www.onsemi.com



#### Figure 1. KAI–02150 Interline CCD Image Sensor

## Features

- Bayer Color Pattern, TRUESENSE Sparse Color Filter Pattern, and Monochrome Configurations
- Progressive Scan Readout
- Flexible Readout Architecture
- High Frame Rate
- High Sensitivity
- Low Noise Architecture
- Excellent Smear Performance
- Package Pin Reserved for Device Identification

## Applications

- Industrial Imaging
- Medical Imaging
- Security

## **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

NOTE: All Parameters are specified at  $T = 40^{\circ}C$  unless otherwise noted.

The sensor is available with the TRUESENSE Sparse Color Filter Pattern, a technology which provides a 2x improvement in light sensitivity compared to a standard color Bayer part. The sensor shares common PGA pin-out and electrical configurations with other devices based on the TRUESENSE 5.5 micron Interline Transfer CCD Platform, allowing a single camera design to support multiple members of this sensor family.

## **ORDERING INFORMATION**

## **Standard Devices**

See full datasheet for ordering information associated with devices no longer recommended for new designs.

Part Number	Description	Marking Code
KAI-02150-AAA-JP-BA	Monochrome, No Microlens, PGA Package, Taped Clear Cover Glass, No Coatings, Standard Grade.	KAI-02150-AAA
KAI-02150-AAA-JP-AE	Monochrome, No Microlens, PGA Package, Taped Clear Cover Glass, No Coatings, Engineering Grade.	Serial Number
KAI-02150-ABA-JD-BA	Monochrome, Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade.	
KAI-02150-ABA-JD-AE	Monochrome, Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade.	
KAI-02150-ABA-JP-BA	Monochrome, Telecentric Microlens, PGA Package, Taped Clear Cover Glass, No Coatings, Standard Grade.	KAI-02150-ABA
KAI-02150-ABA-JP-AE	Monochrome, Telecentric Microlens, PGA Package, Taped Clear Cover Glass, No Coatings, Engineering Grade.	Serial Number
KAI-02150-ABA-FD-BA	Monochrome, Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade.	1
KAI-02150-ABA-FD-AE	Monochrome, Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade.	
KAI-02150-FBA-JD-BA	Gen2 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade.	
KAI-02150-FBA-JD-AE	Gen2 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade.	KAI-02150-FBA
KAI-02150-FBA-FD-BA	Gen2 Color (Bayer RGB), Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade.	Serial Number
KAI-02150-FBA-FD-AE	Gen2 Color (Bayer RGB), Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade.	
KAI-02150-FBA-JB-B2	Gen2 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Grade 2.	
KAI-02150-FBA-JB-AE	Gen2 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Engineering Grade.	KAI-02150-FBA Serial Number $V_{AB} = xx.x$
KAI-02150-FBA-JB-B2-T	Gen2 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Grade 2, Packed in Trays.	
KAI-02150-QBA-JD-BA	Gen2 Color (TRUESENSE Sparse CFA), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade.	
KAI-02150-QBA-JD-AE	Gen2 Color (TRUESENSE Sparse CFA), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade.	KAI-02150-QBA
KAI-02150-QBA-FD-BA	Gen2 Color (TRUESENSE Sparse CFA), Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade.	Serial Number
KAI-02150-QBA-FD-AE	Gen2 Color (TRUESENSE Sparse CFA), Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade.	

See the ON Semiconductor *Device Nomenclature* document (TND310/D) for a full description of the naming convention used for image sensors. For reference documentation, including information on evaluation kits, please visit our web site at <a href="http://www.onsemi.com">www.onsemi.com</a>.

## Not Recommended for New Designs

## Table 3. ORDERING INFORMATION – NOT RECOMMENDED FOR NEW DESIGNS

Part Number	Description	Marking Code
KAI-02150-CBA-JD-BA	Gen1 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade.	
KAI-02150-CBA-JD-AE	Gen1 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade.	KAI-02150-CBA
KAI-02150-CBA-FD-BA	Gen1 Color (Bayer RGB), Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade.	Serial Number
KAI-02150-CBA-FD-AE	Gen1 Color (Bayer RGB), Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade.	
KAI-02150-CBA-JB-B2	Gen1 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Grade 2.	
KAI-02150-CBA-JB-AE	Gen1 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Engineering Grade.	KAI–02150–CBA Serial Number $V_{AB} = xx.x$
KAI-02150-CBA-JB-B2-T	Gen1 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Grade 2, Packed in Trays.	
KAI-02150-PBA-JD-BA	Gen1 Color (TRUESENSE Sparse CFA), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade.	
KAI-02150-PBA-JD-AE	Gen1 Color (TRUESENSE Sparse CFA), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade.	KAI-02150-PBA
KAI-02150-PBA-FD-BA	Gen1 Color (TRUESENSE Sparse CFA), Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade.	Serial Number
KAI-02150-PBA-FD-AE	Gen1 Color (TRUESENSE Sparse CFA), Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade.	

## **DEVICE DESCRIPTION**

#### Architecture




Figure 2. Block Diagram

#### **Dark Reference Pixels**

There are 12 dark reference rows at the top and 12 dark rows at the bottom of the image sensor. The dark rows are not entirely dark and so should not be used for a dark reference level. Use the 22 dark columns on the left or right side of the image sensor as a dark reference.

Under normal circumstances use only the center 20 columns of the 22 column dark reference due to potential light leakage.

#### **Dummy Pixels**

Within each horizontal shift register there are 11 leading additional shift phases. These pixels are designated as dummy pixels and should not be used to determine a dark reference level.

In addition, there is one dummy row of pixels at the top and bottom of the image.

#### **Active Buffer Pixels**

20 unshielded pixels adjacent to any leading or trailing dark reference regions are classified as active buffer pixels.

These pixels are light sensitive but are not tested for defects and non-uniformities.

#### **Image Acquisition**

An electronic representation of an image is formed when incident photons falling on the sensor plane create electron-hole pairs within the individual silicon photodiodes. These photoelectrons are collected locally by the formation of potential wells at each photosite. Below photodiode saturation, the number of photoelectrons collected at each pixel is linearly dependent upon light level and exposure time and non-linearly dependent on wavelength. When the photodiodes charge capacity is reached, excess electrons are discharged into the substrate to prevent blooming.

#### **ESD** Protection

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor. See Power-Up and Power-Down Sequence section.

## **Bayer Color Filter Pattern**





Figure 3. Bayer Color Filter Pattern

## TRUESENSE Sparse Color Filter Pattern



#### Figure 4. TRUESENSE Sparse Color Filter Pattern

## **Physical Description**

Pin Grid Array Pin Description




Figure 5. PGA Package Pin Designations – Top View

## Table 4. PGA PACKAGE PIN DESCRIPTION

Pin	Name	Description
1	V3B	Vertical CCD Clock, Phase 3, Bottom
3	V1B	Vertical CCD Clock, Phase 1, Bottom
4	V4B	Vertical CCD Clock, Phase 4, Bottom
5	VDDa	Output Amplifier Supply, Quadrant a
6	V2B	Vertical CCD Clock, Phase 2, Bottom
7	GND	Ground
8	VOUTa	Video Output, Quadrant a
9	Ra	Reset Gate, Quadrant a
10	RDa	Reset Drain, Quadrant a
11	H2SLa	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a
12	OGa	Output Gate, Quadrant a
13	H1Ba	Horizontal CCD Clock, Phase 1, Barrier, Quadrant a
14	H2Ba	Horizontal CCD Clock, Phase 2, Barrier, Quadrant a
15	H2Sa	Horizontal CCD Clock, Phase 2, Storage, Quadrant a
16	H1Sa	Horizontal CCD Clock, Phase 1, Storage, Quadrant a
17	N/C	No Connect
18	SUB	Substrate
19	H2Sb	Horizontal CCD Clock, Phase 2, Storage, Quadrant b
20	H1Sb	Horizontal CCD Clock, Phase 1, Storage, Quadrant b
21	H1Bb	Horizontal CCD Clock, Phase 1, Barrier, Quadrant b
22	H2Bb	Horizontal CCD Clock, Phase 2, Barrier, Quadrant b
23	H2SLb	Horizontal CCD Clock, Phase 1, Storage, Last Phase, Quadrant b
24	OGb	Output Gate, Quadrant b

#### Table 4. PGA PACKAGE PIN DESCRIPTION (continued) Pin Name Description 25 Rb Reset Gate, Quadrant b RDb Reset Drain, Quadrant b 26 27 GND Ground 28 VOUTb Video Output, Quadrant b 29 VDDb Output Amplifier Supply, Quadrant b 30 V2B Vertical CCD Clock, Phase 2, Bottom 31 V1B Vertical CCD Clock, Phase 1, Bottom 32 V4B Vertical CCD Clock, Phase 4, Bottom 33 V3B Vertical CCD Clock, Phase 3, Bottom ESD 34 ESD Protection Disable 35 V3T Vertical CCD Clock, Phase 3, Top 36 DevID Device Identification V1T Vertical CCD Clock, Phase 1, Top 37 Vertical CCD Clock, Phase 4, Top 38 V4T 39 VDDd Output Amplifier Supply, Quadrant d

Ground

No Connect

Substrate

Ground

Vertical CCD Clock, Phase 2, Top

Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d

Horizontal CCD Clock, Phase 1, Barrier, Quadrant d Horizontal CCD Clock, Phase 2, Barrier, Quadrant d

Horizontal CCD Clock, Phase 2, Storage, Quadrant d

Horizontal CCD Clock, Phase 1, Storage, Quadrant d

Horizontal CCD Clock, Phase 2, Storage, Quadrant c Horizontal CCD Clock, Phase 1, Storage, Quadrant c

Horizontal CCD Clock, Phase 1, Barrier, Quadrant c

Horizontal CCD Clock, Phase 2, Barrier, Quadrant c

Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c

Video Output, Quadrant d

Reset Gate, Quadrant d

Reset Drain, Quadrant d

Output Gate, Quadrant d

Output Gate, Quadrant c

Reset Gate, Quadrant c

Reset Drain, Quadrant c

Video Output, Quadrant c

**EDS** Protection Disable

Output Amplifier Supply, Quadrant c

Vertical CCD Clock, Phase 2, Top

Vertical CCD Clock, Phase 1, Top

Vertical CCD Clock, Phase 4, Top

Vertical CCD Clock, Phase 3, Top

V2T

GND

VOUTd

Rd

RDd

H2SLd

OGd

H1Bd

H2Bd

H2Sd

H1Sd

N/C

SUB

H2Sc

H1Sc H1Bc

H2Bc

H2SLc

OGc

Rc

RDc

GND

VOUTc

VDDc

V2T

V1T

V4T

V3T

ESD

40

41

42 43

44

45 46

47

48

49 50

51

52

53

54

55 56

57 58

59

60

61

62 63

64

65

66


67

68

1. Liked named pins are internally connected and should have a common drive signal.

2. N/C pins (17, 51) should be left floating.

Ceramic Leadless Chip Carrier Pin Description





Pin	Name	Description
1	RDa	Reset Drain, Quadrant a
2	Ra	Reset Gate, Quadrant a
3	OGa	Output Gate, Quadrant a
4	H2SLa	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a
5	H2Ba	Horizontal CCD Clock, Phase 2, Barrier, Quadrant a
6	H1Ba	Horizontal CCD Clock, Phase 1, Barrier, Quadrant a
7	H1Sa	Horizontal CCD Clock, Phase 1, Storage, Quadrant a
8	H2Sa	Horizontal CCD Clock, Phase 2, Storage, Quadrant a
9	SUB	Substrate
10	H2Sb	Horizontal CCD Clock, Phase 2, Storage, Quadrant b
11	H1Sb	Horizontal CCD Clock, Phase 1, Storage, Quadrant b
12	H1Bb	Horizontal CCD Clock, Phase 1, Barrier, Quadrant b
13	H2Bb	Horizontal CCD Clock, Phase 2, Barrier, Quadrant b
14	H2SLb	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b
15	OGb	Output Gate, Quadrant b
16	Rb	Reset Gate, Quadrant b
17	RDb	Reset Drain, Quadrant b
18	GND	Ground
19	VOUTb	Video Output, Quadrant b

#### Table 5. CLCC PACKAGE PIN DESCRIPTION

#### Pin Name Description VDDb 20 Output Amplifier Supply, Quadrant b 21 V2B Vertical CCD Clock, Phase 2, Bottom 22 V1B Vertical CCD Clock, Phase 1, Bottom 23 V4B Vertical CCD Clock, Phase 4, Bottom 24 V3B Vertical CCD Clock, Phase 3, Bottom 25 DevID **Device Identification** 26 V3T Vertical CCD Clock, Phase 3, Top 27 V4T Vertical CCD Clock, Phase 4, Top V1T Vertical CCD Clock, Phase 1, Top 28 V2T 29 Vertical CCD Clock, Phase 2, Top 30 VDDd Output Amplifier Supply, Quadrant d 31 VOUTd Video Output, Quadrant d GND Ground 32 33 RDd Reset Drain, Quadrant d 34 Rd Reset Gate, Quadrant d Output Gate, Quadrant d 35 OGd H2SLd Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d 36 Horizontal CCD Clock, Phase 2, Barrier, Quadrant d 37 H2Bd 38 H1Bd Horizontal CCD Clock, Phase 1, Barrier, Quadrant d 39 H1Sd Horizontal CCD Clock, Phase 1, Storage, Quadrant d H2Sd Horizontal CCD Clock, Phase 2, Storage, Quadrant d 40 41 SUB Substrate H2Sc Horizontal CCD Clock, Phase 2, Storage, Quadrant c 42 Horizontal CCD Clock, Phase 1, Storage, Quadrant c 43 H1Sc 44 H1Bc Horizontal CCD Clock, Phase 1, Barrier, Quadrant c 45 H2Bc Horizontal CCD Clock, Phase 2, Barrier, Quadrant c 46 H2SLc Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c OGc 47 Output Gate, Quadrant c 48 Rc Reset Gate, Quadrant c 49 RDc Reset Drain, Quadrant c 50 GND Ground 51 VOUTc Video Output, Quadrant c VDDc Output Amplifier Supply, Quadrant c 52 V2T 53 Vertical CCD Clock, Phase 2, Top V1T Vertical CCD Clock, Phase 1, Top 54 55 V4T Vertical CCD Clock, Phase 4, Top V3T Vertical CCD Clock, Phase 3, Top 56 57 ESD ESD Protection Disable 58 V3B Vertical CCD Clock, Phase 3, Bottom 59 V4B Vertical CCD Clock, Phase 4, Bottom V1B Vertical CCD Clock, Phase 1, Bottom 60 61 V2B Vertical CCD Clock, Phase 2, Bottom 62 VDDa Output Amplifier Supply, Quadrant a VOUTa 63 Video Output, Quadrant a 64 GND Ground

#### Table 5. CLCC PACKAGE PIN DESCRIPTION (continued)

1. Liked named pins are internally connected and should have a common drive signal.

## **IMAGING PERFORMANCE**

## **Typical Operational Conditions**

Unless otherwise noted, the Imaging Performance Specifications are measured using the following conditions.

## Table 6. TYPICAL OPERATIONAL CONDITIONS

Description	Condition	Notes
Light Source	Continuous Red, Green and Blue LED Illumination.	1
Operation	Nominal Operating Voltages and Timing.	

1. For monochrome sensor, only green LED used.

## Specifications

#### Table 7. PERFORMANCE SPECIFICATIONS

Description	Symbol	Min.	Nom.	Max.	Unit	Sampling Plan	Temperature Tested at (°C)
ALL CONFIGURATIONS	1	•					•
Dark Field Global Non-Uniformity	DSNU	_	-	2.0	mVpp	Die	27, 40
Bright Field Global Non-Uniformity (Note 1)		-	2.0	5.0	% rms	Die	27, 40
Bright Field Global Peak to Peak Non-Uniformity (Note 1)	PRNU	-	5.0	15.0	% рр	Die	27, 40
Bright Field Center Non-Uniformity (Note 1)		-	1.0	2.0	% rms	Die	27, 40
Maximum Photoresponse Non-Linearity (Note 2)	NL	-	2	_	%	Design	
Maximum Gain Difference between Outputs (Note 2)	ΔG	-	10	-	%	Design	
Maximum Signal Error due to Non-Linearity Differences (Note 2)	ΔNL	-	1	-	%	Design	
Horizontal CCD Charge Capacity	H <sub>Ne</sub>	-	55	-	ke⁻	Design	
Vertical CCD Charge Capacity	V <sub>Ne</sub>	-	45	_	ke <sup>_</sup>	Design	
Photodiode Charge Capacity (Note 3)	P <sub>Ne</sub>	-	20	-	ke <sup>_</sup>	Die	27, 40
Horizontal CCD Charge Transfer Efficiency	HCTTE	0.999995	0.999999	-		Die	
Vertical CCD Charge Transfer Efficiency	VCTE	0.999995	0.999999	-		Die	
Photodiode Dark Current	I <sub>PD</sub>	-	7	70	e/p/s	Die	40
Vertical CCD Dark Current	I <sub>VD</sub>	-	100	300	e/p/s	Die	40
Image Lag	Lag	-	-	10	e-	Design	
Anti-Blooming Factor	X <sub>AB</sub>	300	-	-		Design	
Vertical Smear	Smr	-	-100	-	dB	Design	
Read Noise (Note 4)	n <sub>e-T</sub>	-	12	-	e⁻ rms	Design	
Dynamic Range (Notes 4, 5)	DR	-	64	-	dB	Design	
Output Amplifier DC Offset	V <sub>ODC</sub>	-	9.4	-	V	Die	27, 40
Output Amplifier Bandwidth (Note 6)	f_3db	-	250	-	MHz	Die	
Output Amplifier Impedance	R <sub>OUT</sub>	-	127	-	Ω	Die	27, 40
Output Amplifier Sensitivity	$\Delta V / \Delta N$	_	34	_	μV/e <sup>-</sup>	Design	

## Table 7. PERFORMANCE SPECIFICATIONS (continued)


Description	Symbol	Min.	Nom.	Max.	Unit	Sampling Plan	Temperature Tested at (°C)
KAI-02150-ABA, KAI-02150-QBA AND	) KAI–02150–	PBA CONFI	GURATIONS	(Note 7)			
Peak Quantum Efficiency	QE <sub>MAX</sub>	-	44	-	%	Design	
Peak Quantum Efficiency Wavelength	λQE	-	480	-	nm	Design	
KAI–02150–FBA AND KAI–02150–QBA	GEN2 COLO	R CONFIGU	RATIONS WI	TH MAR GL	ASS		1
Peak Quantum Efficiency	QE <sub>MAX</sub>				%	Design	
Blue		-	38	-			
Green Red		_	37 31	_			
Peak Quantum Efficiency Wavelength	λQE				nm	Design	
Blue		_	460	_		Besign	
Green		_	530	_			
Red		-	605	-			
KAI-02150-FBA GEN2 COLOR CONFIC		WITH CLEAF	RGLASS		·		
Peak Quantum Efficiency	QE <sub>MAX</sub>				%	Design	
Blue		-	35	-			
Green Red		-	34 29	_			
		_	29	_			
Peak Quantum Efficiency Wavelength	λQE		400		nm	Design	
Blue Green		-	460 530	-			
Red		_	605	_			
KAI-02150-CBA AND KAI-02150-PBA	GEN1 COLO	R CONFIGU	RATIONS WI	TH MAR GL	ASS (Note	7)	
Peak Quantum Efficiency	QE <sub>MAX</sub>				%	Design	
Blue		-	39	-		-	
Green		-	37	-			
Red		-	29	-			
Peak Quantum Efficiency Wavelength	λQE		470		nm	Design	
Blue Green		-	470 540	_			
Red		_	620	_			
KAI-02150-CBA GEN1 COLOR CONFI	GURATION W	ITH CLEAR		e 7)			
Peak Quantum Efficiency	QE <sub>MAX</sub>			,	%	Design	
Blue		_	36	_			
Green		_	34	-			
Red		-	27	-			
Peak Quantum Efficiency Wavelength	λQE				nm	Design	
Blue		-	470	-			
Green Red		-	540 620	-			
Neu		_	020	-			

Value is over the range of 10% to 90% of photodiode saturation.
 The operating value of the substrate voltage, V<sub>AB</sub>, will be marked on the shipping container for each device. The value of V<sub>AB</sub> is set such that the photodiode charge capacity is 680 mV.
 At 40 MHz.
 Uses 20LOG (P<sub>Ne</sub> / n<sub>e-T</sub>).
 Assumes 5 pF load.
 This color filter set configuration (Gen1) is not recommended for new designs.

## **TYPICAL PERFORMANCE CURVES**


#### **Quantum Efficiency**

Monochrome with Microlens



NOTE: The PGA and CLCC versions have different quantum efficiencies due to differences in the cover glass transmission. See Figure 35: Cover Glass Transmission for more details.

Figure 7. Monochrome with Microlens Quantum Efficiency



Monochrome without Microlens

Figure 8. Monochrome without Microlens Quantum Efficiency

Color (Bayer RGB) with Microlens and MAR Cover Glass (Gen2 and Gen1 CFA)




Figure 9. MAR Glass Color (Bayer) with Microlens Quantum Efficiency

Color (Bayer RGB) with Microlens and Clear Cover Glass (Gen2 and Gen1 CFA)




Figure 10. Clear Glass Color (Bayer) with Microlens Quantum Efficiency

Color (TRUESENSE Sparse CFA) with Microlens (Gen2 and Gen1 CFA)




Figure 11. Color (TRUESENSE Sparse CFA) with Microlens Quantum Efficiency

## Angular Quantum Efficiency

For the curves marked "Horizontal", the incident light angle is varied in a plane parallel to the HCCD. For the curves marked "Vertical", the incident light angle is varied in a plane parallel to the VCCD.

Monochrome with Microlens




Figure 12. Monochrome with Microlens Angular Quantum Efficiency

## Dark Current vs. Temperature





Figure 13. Dark Current vs. Temperature



**Power-Estimated** 

Figure 14. Power

40

## Frame Rates




Figure 15. Frame Rates

## **DEFECT DEFINITIONS**

## Table 8. OPERATION CONDITIONS FOR DEFECT TESTING AT 40°C

Description	Condition	Notes
Operational Mode	Two Outputs, Using VOUTa and VOUTc, Continuous Readout	
HCCD Clock Frequency	10 MHz	
Pixels per Line	2,160	1
Lines per Frame	672	2
Line Time	218.9 μs	
Frame Time	147.1 ms	
Photodiode Integration Time	Mode A: PD_Tint = Frame Time = 147.1 ms, No Electronic Shutter Used Mode B: PD_Tint = 33 ms, Electronic Shutter Used	
VCCD Integration Time	125.2 ms	3
Temperature	40°C	
Light Source	Continuous Red, Green and Blue LED Illumination	4
Operation	Nominal Operating Voltages and Timing	

1. Horizontal overclocking used.

Vertical overclocking used.
 VCCD Integration Time = 572 lines × Line Time, which is the total time a pixel will spend in the VCCD registers.

4. For monochrome sensor, only the green LED is used.

## Table 9. DEFECT DEFINITIONS FOR TESTING AT 40°C

Description	Definition	Standard Grade	Grade 2	Notes
Major Dark Field Defective Bright Pixel	$\begin{array}{l} PD\_Tint = Mode \ A \to Defect \geq 51 \ mV \\ or \\ PD\_Tint = Mode \ B \to Defect \geq 12 \ mV \end{array}$	20	20	1
Major Bright Field Defective Dark Pixel	Defect ≥ 12%	20	20	1
Minor Dark Field Defective Bright Pixel	$\begin{array}{l} PD\_Tint = Mode \ A \to Defect \geq 26 \ mV \\ or \\ PD\_Tint = Mode \ B \to Defect \geq 6 \ mV \end{array}$	200	200	
Cluster Defect (Standard Grade)	A group of 2 to 10 contiguous major defective pixels, but no more than 2 adjacent defect horizontally.	8	N/A	2
Cluster Defect (Grade 2)	A group of 2 to 10 contiguous major defective pixels.	N/A	10	2
Column Defect	A group of more than 10 contiguous major defective pixels along a single column.	0	0	2

1. For the color device (KAI-02150-FBA, KAI-02150-CBA, KAI-02150-QBA, or KAI-02150-PBA), a bright field defective pixel deviates by 12% with respect to pixels of the same color.

2. Column and cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).

## Table 10. OPERATION CONDITIONS FOR DEFECT TESTING AT 27°C

Description	Condition	Notes
Operational Mode	Two Outputs, Using VOUTa and VOUTc, Continuous Readout	
HCCD Clock Frequency	20 MHz	
Pixels per Line	2,160	1
Lines per Frame	672	2
Line Time	109.8 μs	
Frame Time	73.8 ms	
Photodiode Integration Time (PD_Tint)	Mode A: PD_Tint = Frame Time = 73.8 ms, No Electronic Shutter Used Mode B: PD_Tint = 33 ms, Electronic Shutter Used	
VCCD Integration Time	62.8 ms	3
Temperature	27°C	
Light Source	Continuous Red, Green and Blue LED Illumination	4
Operation	Nominal Operating Voltages and Timing	

1. Horizontal overclocking used.

2. Vertical overclocking used.

3. VCCD Integration Time = 572 lines × Line Time, which is the total time a pixel will spend in the VCCD registers.

4. For monochrome sensor, only the green LED is used.

## Table 11. DEFECT DEFINITIONS FOR TESTING AT 40°C

Description	Definition	Standard Grade	Grade 2	Notes
Major Dark Field Defective Bright Pixel	$\begin{array}{l} PD\_Tint = Mode \ A \to Defect \geq 8 \ mV \\ or \\ PD\_Tint = Mode \ B \to Defect \geq 4 \ mV \end{array}$	20	20	1
Major Bright Field Defective Dark Pixel	Defect ≥ 12%	20	20	1
Cluster Defect (Standard Grade)	A group of 2 to 10 contiguous major defective pixels, but no more than 2 adjacent defect horizontally.	8	N/A	2
Cluster Defect (Grade 2)	A group of 2 to 10 contiguous major defective pixels.	N/A	10	2
Column Defect	A group of more than 10 contiguous major defective pixels along a single column.	0	0	2

1. For the color device (KAI–02150–FBA, KAI–02150–CBA, KAI–02150–QBA, or KAI–02150–PBA), a bright field defective pixel deviates by 12% with respect to pixels of the same color.

2. Column and cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).

#### **Defect Map**

The defect map supplied with each sensor is based upon testing at an ambient  $(27^{\circ}C)$  temperature. Minor point defects are not included in the defect map. All defective

pixels are reference to pixel 1, 1 in the defect maps. See Figure 16: Regions of Interest for the location of pixel 1, 1.

## **TEST DEFINITIONS**

#### **Test Regions of Interest**

Image Area ROI:	Pixel (1, 1) to Pixel (1960, 1120)
Active Area ROI:	Pixel (21, 21) to Pixel (1940, 1100)
Center ROI:	Pixel (931, 511) to Pixel (1030, 610)

Only the Active Area ROI pixels are used for performance and defect tests.

## Overclocking

The test system timing is configured such that the sensor is overclocked in both the vertical and horizontal directions. See Figure 16 for a pictorial representation of the regions of interest.




Figure 16. Regions of Interest

#### Tests

## Dark Field Global Non-Uniformity

This test is performed under dark field conditions. The sensor is partitioned into 144 sub regions of interest, each of which is 120 by 120 pixels in size. See Figure 17: Test Sub Regions of Interest. The average signal level of each of the 144 sub regions of interest is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

- Signal of ROI[i] = (ROI Average in Counts -
  - Horizontal Overclock Average in Counts) ·
  - · mV per Count

```
Units : mVpp (millivolts Peak to Peak)
```

Where i = 1 to 144. During this calculation on the 144 sub regions of interest, the maximum and minimum signal levels are found. The dark field global uniformity is then calculated as the maximum signal found minus the minimum signal level found.

## Global Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 476 mV). Prior to this test being performed the substrate

voltage has been set such that the charge capacity of the sensor is 680 mV. Global non-uniformity is defined as

Global Non–Uniformity = 
$$100 \cdot \left(\frac{\text{Active Area Standard Deviation}}{\text{Active Area Signal}}\right)$$
  
Units : % rms  
Active Area Signal = Active Area Average – Dark Column Average

## Global Peak to Peak Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 476 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. The sensor is partitioned into 144 sub regions of interest, each of which is 120 by 120 pixels in size. See Figure 17: Test Sub Regions of Interest. The average signal level of each of the 144 sub regions of interest (ROI) is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

Signal of ROI[i] = (ROI Average in Counts -

- Horizontal Overclock Average in Counts) ·
  - · mV per Count

Where i = 1 to 144. During this calculation on the 144 sub regions of interest, the maximum and minimum signal levels are found. The global peak to peak uniformity is then calculated as:

Global Uniformity = 
$$100 \cdot \left(\frac{\text{Max. Signal} - \text{Min. Signal}}{\text{Active Area Signal}}\right)$$
  
Units : % pp

#### Center Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 476 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. Defects are excluded for the calculation of this test. This test is performed on the center 100 by 100 pixels of the sensor. Center uniformity is defined as:

Center ROI Uniformity =  $100 \cdot \left(\frac{\text{Center ROI Standard Deviation}}{\text{Center ROI Signal}}\right)$ 

Units : % rms

Center ROI Signal = Center ROI Average - Dark Colum Average

#### Dark Field Defect Test

This test is performed under dark field conditions. The sensor is partitioned into 144 sub regions of interest, each of which is 120 by 120 pixels in size. In each region of interest, the median value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the defect threshold specified in the "Defect Definitions" section.

## Bright Field Defect Test

This test is performed with the imager illuminated to a level such that the output is at approximately 476 mV. Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. The average signal level of all active pixels is found. The bright and dark thresholds are set as:

Dark Defect Threshold = Active Area Signal · Threshold

#### Bright Defect Threshold = Active Area Signal · Threshold

The sensor is then partitioned into 144 sub regions of interest, each of which is 120 by 120 pixels in size. In each region of interest, the average value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the bright threshold specified or if it is less than or equal to the median value of that region of interest minus the dark threshold specified.

Example for major bright field defective pixels:

- Average value of all active pixels is found to be 476 mV.
- Dark defect threshold:  $476 \text{ mV} \cdot 12 \% = 57 \text{ mV}$ .
- Bright defect threshold:  $476 \text{ mV} \cdot 12 \% = 57 \text{ mV}$ .
- Region of interest #1 selected. This region of interest is pixels 21, 21 to pixels 140, 140.
  - Median of this region of interest is found to be 470 mV.
  - Any pixel in this region of interest that is ≥ (470 + 57 mV) 527 mV in intensity will be marked defective.
  - Any pixel in this region of interest that is ≤ (470 – 57 mV) 413 mV in intensity will be marked defective.
- All remaining 144 sub regions of interest are analyzed for defective pixels in the same manner.

Test Sub Regions of Interest

															(
129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144
113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128
97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112
81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96
65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80
49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64
33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48
17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
21)															

Pixel (1940,1100)

Pixel (21,21)

VOUTa 🗲

Figure 17. Test Sub Regions of Interest

## OPERATION

#### **Absolute Maximum Ratings**

Absolute maximum rating is defined as a level or condition that should not be exceeded at any time per the

description. If the level or the condition is exceeded, the device will be degraded and may be damaged. Operation at these values will reduce MTTF.

#### Table 12. ABSOLUTE MAXIMUM RATINGS

Description	Symbol	Minimum	Maximum	Unit	Notes
Operating Temperature	T <sub>OP</sub>	-50	70	°C	1
Humidity	RH	5	90	%	2
Output Bias Current	I <sub>OUT</sub>	-	60	mA	3
Off-Chip Load	CL	_	10	pF	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Noise performance will degrade at higher temperatures.

2.  $T = 25^{\circ}C$ . Excessive humidity will degrade MTTF.

3. Total for all outputs. Maximum current is -15 mA for each output. Avoid shorting output pins to ground or any low impedance source during operation. Amplifier bandwidth increases at higher current and lower load capacitance at the expense of reduced gain (sensitivity).

#### Table 13. ABSOLUTE MAXIMUM VOLTAGE RATINGS BETWEEN PINS AND GROUND


Description	Minimum	Maximum	Unit	Notes
VDDα, VOUTα	-0.4	17.5	V	1
RDα	-0.4	15.5	V	1
V1B, V1T	ESD – 0.4	ESD + 24.0	V	
V2B, V2T, V3B, V3T, V4B, V4T	ESD – 0.4	ESD + 14.0	V	
H1Sa, H1Ba, H2Sa, H2Ba, H2SLa, Ra, OGa	ESD – 0.4	ESD + 14.0	V	1
ESD	-10.0	0.0	V	
SUB	-0.4	40.0	V	2

1.  $\alpha$  denotes a, b, c or d.

2. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions

#### Power-Up and Power-Down Sequence

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor.



#### Notes:

- 1. Activate all other biases when ESD is stable and SUB is above 3 V.
- 2. Do not pulse the electronic shutter until ESD is stable.
- 3. VDD cannot be +15 V when SUB is 0 V.
- 4. The image sensor can be protected from an accidental improper ESD voltage by current limiting the SUB current to less than 10 mA. SUB and VDD must always be greater than GND. ESD must always be less than GND. Placing diodes between SUB, VDD, ESD and ground will protect the sensor from accidental overshoots of SUB, VDD and ESD during power on and power off. See the figure below.

#### Figure 18. Power-Up and Power-Down Sequence

The VCCD clock waveform must not have a negative overshoot more than 0.4 V below the ESD voltage.





Figure 19. VCCD Clock Waveform

Example of external diode protection for SUB, VDD and ESD.a denotes a, b, c or d.





## **DC Bias Operating Conditions**

Description	Pins	Symbol	Min.	Nom.	Max.	Unit	Max. DC Current	Notes
Reset Drain	RDα	RD	11.8	12.0	12.2	V	10 μA	1
Output Gate	OGα	OG	-2.2	-2.0	-1.8	V	10 μA	1
Output Amplifier Supply	VDDα	V <sub>DD</sub>	14.5	15.0	15.5	V	11.0 mA	1, 2
Ground	GND	GND	0.0	0.0	0.0	V	–1.0 mA	
Substrate	SUB	V <sub>SUB</sub>	5.0	V <sub>AB</sub>	V <sub>DD</sub>	V	50 μA	3, 8
ESD Protection Disable	ESD	ESD	-9.5	-9.0	Vx_L	V	50 μA	6, 7, 9
Output Bias Current	VOUTα	I <sub>OUT</sub>	-3.0	-7.0	-10.0	mA	-	1, 4, 5

1.  $\alpha$  denotes a, b, c or d.

The maximum DC current is for one output. I<sub>DD</sub> = I<sub>OUT</sub> + I<sub>SS</sub>. See Figure 21.
 The operating value of the substrate voltage, V<sub>AB</sub>, will be marked on the shipping container for each device. The value of V<sub>AB</sub> is set such that the photodiode charge capacity is the nominal P<sub>Ne</sub> (see Specifications).
 An output load sink must be applied to each VOUT pin to activate each output amplifier.

5. Nominal value required for 40 MHz operation per output. May be reduced for slower data rates and lower noise.

Adherence to the power-up and power-down sequence is critical. See Power Up and Power Down Sequence section.
 ESD maximum value must be less than or equal to V1\_L + 0.4 V and V2\_L + 0.4 V.

Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions.
 Where Vx\_L is the level set for V1\_L, V2\_L, V3\_L, or V4\_L in the application.




Figure 21. Output Amplifier

## **AC Operating Conditions**

#### Table 15. CLOCK LEVELS

Description	Pins (Note 1)	Symbol	Level	Min.	Nom.	Max.	Unit	Capacitance (Note 2)
Vertical CCD Clock, Phase 1	V1B, V1T	V1_L	Low	-8.2	-8.0	-7.8	V	12 nF
		V1_M	Mid	-0.2	0.0	0.2		(Note 6)
		V1_H	High	11.5	12.0	12.5		
Vertical CCD Clock, Phase 2	V2B, V2T	V2_L	Low	-8.2	-8.0	-7.8	V	12 nF
		V2_H	High	-0.2	0.0	0.2		(Note 6)
Vertical CCD Clock, Phase 3	V3B, V3T	V3_L	Low	-8.2	-8.0	-7.8	V	12 nF
		V3_H	High	-0.2	0.0	0.2		(Note 6)
Vertical CCD Clock, Phase 4	V4B, V4T	V4_L	Low	-8.2	-8.0	-7.8	V	12 nF
		V4_H	High	-0.2	0.0	0.2		(Note 6)
Horizontal CCD Clock, Phase 1 Storage	H1Sα	H1S_L	Low	-5.2 (Note 7)	-4.0	-3.8	V	170 pF (Note 6)
		H1S_A	Amplitude	3.8	4.0	5.2 (Note 7)		
Horizontal CCD Clock, Phase 1 Barrier	Η1Βα	H1B_L	Low	-5.2 (Note 7)	-4.0	-3.8	V	110 pF (Note 6)
		H1B_A	Amplitude	3.8	4.0	5.2 (Note 7)		
Horizontal CCD Clock, Phase 2 Storage	H2Sa	H2S_L	Low	–5.2 (Note 7)	-4.0	-3.8	V	170 pF (Note 6)
		H2S_A	Amplitude	3.8	4.0	5.2 (Note 7)		
Horizontal CCD Clock, Phase 2 Barrier	Η2Βα	H2B_L	Low	-5.2 (Note 7)	-4.0	-3.8	V	110 pF (Note 6)
		H2B_A	Amplitude	3.8	4.0	5.2 (Note 7)		
Horizontal CCD Clock,	H2SLa	H2SL_L	Low	-5.2	-5.0	-4.8		20 pF
Phase 2 Last Phase (Note 3)		H2SL_A	Amplitude	4.8	5.0	5.2		(Note 6)
Reset Gate	Rα	R_L (Note 4)	Low	-3.5	-2.0	-1.5	V	16 pF (Note 6)
		R_H	High	2.5	3.0	4.0		
Electronic Shutter (Note 5)	SUB	VES	High	29.0	30.0	40.0	V	800 pF (Note 6)

1.  $\alpha$  denotes a, b, c or d.

2. Capacitance is total for all like named pins.

Use separate clock driver for improved speed performance.
 Reset low should be set to -3 V for signal levels greater than 40,000 electrons.

Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions.
 Capacitance values are estimated.

 If the minimum horizontal clock low level is used (-5.2 V), then the maximum horizontal clock amplitude should be used (5.2 V amplitude) to create a -5.2 V to 0.0 V clock. If a 5 V clock driver is used, the horizontal low level should be set to -5.0 V and the high level should be a set to 0.0 V.

The figure below shows the DC bias (VSUB) and AC clock (VES) applied to the SUB pin. Both the DC bias and AC clock are referenced to ground.




Figure 22. DC Bias and AC Clock Applied to the SUB Pin

#### **Device Identification**

The device identification pin (DevID) may be used to determine which Truesense Imaging 5.5 micron pixel interline CCD sensor is being used.

#### Table 16.

Description	Pins	Symbol	Min.	Nom.	Max.	Unit	Max. DC Current	Notes
Device Identification	DevID	DevID	49,000	55,000	61,000	Ω	50 μA	1, 2, 3


1. Nominal value subject to verification and/or change during release of preliminary specifications.

2. If the Device Identification is not used, it may be left disconnected.

3. After Device Identification resistance has been read during camera initialization, it is recommended that the circuit be disabled to prevent localized heating of the sensor due to current flow through the R\_DeviceID resistor.

#### Recommended Circuit

Note that V1 must be a different value than V2.





## TIMING

Description	Symbol	Min.	Nom.	Max.	Unit	Notes
Photodiode Transfer	t <sub>PD</sub>	1.0	-	-	μs	
VCCD Leading Pedestal	t <sub>3P</sub>	4.0	-	_	μs	
VCCD Trailing Pedestal	t <sub>3D</sub>	4.0	-	_	μs	
VCCD Transfer Delay	t <sub>D</sub>	1.0	-	-	μs	
VCCD Transfer	t <sub>V</sub>	1.0	-	-	μs	
VCCD Clock Cross-Over	V <sub>VCR</sub>	75	-	100	%	
VCCD Rise, Fall Times	t <sub>VR</sub> , t <sub>VF</sub>	5	-	10	%	2, 3
HCCD Delay	t <sub>HS</sub>	0.2	-	-	μs	
HCCD Transfer	t <sub>e</sub>	25.0	-	-	ns	
Shutter Transfer	t <sub>SUB</sub>	1.0	-	-	μs	
Shutter Delay	t <sub>HD</sub>	1.0	-	-	μs	
Reset Pulse	t <sub>R</sub>	2.5	-	-	ns	
Reset – Video Delay	t <sub>RV</sub>	-	2.2	-	ns	
H2SL – Video Delay	t <sub>HV</sub>	-	3.1	-	ns	
Line Time	t <sub>LINE</sub>	27.0	-	-	μs	Dual HCCD Readout
		52.1	-	-	μs	Single HCCD Readout
Frame Time	t <sub>FRAME</sub>	15.5	-	-	ms	Quad HCCD Readout
		31.0	-	_	ms	Dual HCCD Readout
		59.6	-	-	ms	Single HCCD Readout

Refer to timing diagrams as shown in Figure 24, Figure 25, Figure 26, Figure 27 and Figure 28.
 Refer to Figure 28: VCCD Clock Edge Alignment.

3. Relative to the pulse width.

## **Timing Diagrams**

The timing sequence for the clocked device pins may be represented as one of seven patterns (P1-P7) as shown in the table below. The patterns are defined in Figure 24 and

Figure 25. Contact Truesense Imaging Application Engineering for other readout modes.

## **Table 18. TIMING DIAGRAMS**

Device Pin	Quad Readout	Dual Readout VOUTa, VOUTb	Dual Readout VOUTa, VOUTc	Single Readout VOUTa						
V1T	P1T	P1B	P1T	P1B						
V2T	P2T	P4B	P2T	P4B						
V3T	P3T	P3B	P3T	P3B						
V4T	P4T	P2B	P4T	P2B						
V1B		P1B								
V2B		P2	B							
V3B		P3	BB							
V4B		P4	B							
H1Sa		Р	5							
H1Ba		P5								
H2Sa (Note 2)		P6								
H2Ba		P6								

## Table 18. TIMING DIAGRAMS (continued)

Device Pin	Quad Readout	Dual Readout VOUTa, VOUTb	Dual Readout VOUTa, VOUTc	Single Readout VOUTa	
Ra	P7				
H1Sb	F	P5	P5		
H1Bb	P5		P6		
H2Sb (Note 2)	P6		P6		
H2Bb	P6		P5		
Rb	P7		P7 (Note 1) or Off (Note 3)	P7 (Note 1) or Off (Note 3)	
H1Sc	P5	P5 (Note 1) or Off (Note 3)	P5	P5 (Note 1) or Off (Note 3)	
H1Bc	P5	P5 (Note 1) or Off (Note 3)	P5	P5 (Note 1) or Off (Note 3)	
H2Sc (Note 2)	P6	P6 (Note 1) or Off (Note 3)	P6	P6 (Note 1) or Off (Note 3)	
H2Bc	P6	P6 (Note 1) or Off (Note 3)	P6	P6 (Note 1) or Off (Note 3)	
Rc	P7	P7 (Note 1) or Off (Note 3)	P7	P7 (Note 1) or Off (Note 3)	
H1Sd	P5	P5 (Note 1) or Off (Note 3)	P5	P5 (Note 1) or Off (Note 3)	
H1Bd	P5	P5 (Note 1) or Off (Note 3)	P6	P5 (Note 1) or Off (Note 3)	
H2Sd (Note 2)	P6	P6 (Note 1) or Off (Note 3)	P6	P6 (Note 1) or Off (Note 3)	
H2Bd	P6	P6 (Note 1) or Off (Note 3)	P5	P6 (Note 1) or Off (Note 3)	
Rd	P7	P7 (Note 1) or Off (Note 3)	P7 (Note 1) or Off (Note 3)	P7 (Note 1) or Off (Note 3)	

#Lines/Frame (Minimum)	572	1144	572	1144
#Pixels/Line (Minimum)	1013		2026	

For optimal performance of the sensor. May be clocked at a lower frequency. If clocked at a lower frequency, the frequency selected should be a multiple of the frequency used on the a and b register.
 H2SLx follows the same pattern as H2Sx For optimal speed performance, use a separate clock driver.
 Off = +5 V. Note that there may be operating conditions (high temperature and/or very bright light sources) that will cause blooming from the

unused c/d register into the image area.

## Photodiode Transfer Timing

A row of charge is transferred to the HCCD on the falling edge of V1 as indicated in the P1 pattern below. Using this timing sequence, the leading dummy row or line is combined with the first dark row in the HCCD. The "Last Line" is dependent on readout mode – either 572 or 1144 minimum counts required. It is important to note that, in general, the rising edge of a vertical clock (patterns P1–P4) should be coincident or slightly leading a falling edge at the same time interval. This is particularly true at the point where P1 returns from the high (3<sup>rd</sup> level) state to the mid-state when P4 transitions from the low state to the high state.




Figure 24. Photodiode Transfer Timing

## Line and Pixel Timing

Each row of charge is transferred to the output, as illustrated below, on the falling edge of H2SL (indicated as

P6 pattern). The number of pixels in a row is dependent on readout mode – either 1013 or 2026 minimum counts required.




Figure 25. Line and Pixel Timing

Pixel Timing Detail




Figure 26. Pixel Timing Detail

## Frame/Electronic Shutter Timing

The SUB pin may be optionally clocked to provide electronic shuttering capability as shown below. The

resulting photodiode integration time is defined from the falling edge of SUB to the falling edge of V1 (P1 pattern).






Figure 27. Frame/Electronic Shutter Timing

VCCD Clock Edge Alignment









## STORAGE AND HANDLING

#### Table 19. STORAGE CONDITIONS

Description	Symbol	Minimum	Maximum	Unit	Notes
Storage Temperature	T <sub>ST</sub>	-40	80	°C	1
Humidity	RH	5	90	%	2

1. Long-term storage toward the maximum temperature will accelerate color filter degradation.

2. T = 25°C. Excessive humidity will degrade MTTF.

For information on ESD and cover glass care and cleanliness, please download the *Image Sensor Handling and Best Practices* Application Note (AN52561/D) from www.onsemi.com.

For information on environmental exposure, please download the Using Interline CCD Image Sensors in High Intensity Lighting Conditions Application Note (AND9183/D) from <u>www.onsemi.com</u>.


For information on soldering recommendations, please download the Soldering and Mounting Techniques Reference Manual (SOLDERRM/D) from www.onsemi.com. For quality and reliability information, please download the *Quality & Reliability* Handbook (HBD851/D) from <u>www.onsemi.com</u>.

For information on device numbering and ordering codes, please download the *Device Nomenclature* technical note (TND310/D) from <u>www.onsemi.com</u>.

For information on Standard terms and Conditions of Sale, please download <u>Terms and Conditions</u> from <u>www.onsemi.com</u>.

## **MECHANICAL INFORMATION**

#### **PGA Completed Assembly**




Notes:

- 1. See Ordering Information for marking code.
- 2. No materials to interfere with clearance through guide holes.
- 3. The center of the active image is nominally at the center of the package.
- 4. Die rotation < 0.5 degrees.
- Glass rotation < 1.5 degrees with respect to package outer edges for all sealed configurations. 5.
- Internal traces may be exposed on sides of package. Do not allow metal to contact sides of ceramic package.
   Recommended mounting screws:1.6 × 0.35 mm (ISO Standard); 0–80 (Unified Fine Thread Standard).

8. Units: millimeters.


#### Figure 30. PGA Completed Assembly

## **CLCC Completed Assembly**



3. Units: millimeters.

Figure 31. CLCC Completed Assembly



Notes:


- 1. Dust/Scratch Count 12 micron maximum


- Dust Scrach Count = 12 microi
   Units: IN [MM]
   Reflectance Specification

   a. 420 nm to 435 nm < 2.0%</li>
   b. 435 nm to 630 nm < 0.8%</li>
  - c. 630 nm to 680 nm < 2.0%



## **CLCC MAR Cover Glass**






Notes:

- Dust/Scratch Count 12 micron maximum
   Units: millimeter
   Reflectance Specification

   a. 420 nm to 435 nm < 2.0%</li>
   b. 435 nm to 630 nm < 0.8%</li>
   c. 630 nm to 680 nm < 2.0%</li>



#### **PGA Clear Cover Glass**




#### Notes:

1. Dust/Scratch Count - 12 micron maximum

2. Units: IN

Figure 34. PGA Clear Cover Glass



## **Cover Glass Transmission**

NOTE: PGA and CLCC MAR transmission data differ due to in-spec differences from glass vendor.

Figure 35. Cover Glass Transmission

## SHIPPING CONFIGURATION

#### **Cover Glass Protective Tape**


Cover glass protective tape, as shown in Figure 36, is utilized to help ensure the cleanliness of the cover glass during transportation and camera manufacturing. This protective tape is not intended to be optically correct, and should be removed prior to any image testing. The protective tape should be removed in an ionized air stream to prevent static build-up and the attraction of particles. The following part numbers will have the protective tape applied:

#### Table 20.

Part Number	Description
KAI-02150-CBA-JB-B2	Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Grade 2
KAI-02150-CBA-JB-AE	Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Engineering Grade
KAI-02150-CBA-JB-B2-T	Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Grade 2, Packed in Trays

#### Table 21.

Criteria	Description
Placement	Per the drawing. The lid tape shall not overhang the edge of the package or mounting holes. The lid tape always overhangs the top of the glass (chamfers not included).
Tab Location	The tape tab is located near pin 68.
Scratches	The tape application equipment will make slight scratches on the lid tape. This is allowed.



#### Figure 36. Cover Glass Protective Tape

## **Tray Packing**

The following part numbers are packed in bricks of 6 trays, each tray containing 32 image sensors, for a total of

192 image sensors per brick. The minimum order and multiple quantities for this configuration are 192 image sensors.

#### Table 22.

Part Number	Description
KAI-02150-CBA-JB-B2-T	Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Grade 2, Packed in Trays

## Tray Configuration

## Pin-Up View




Figure 37. Tray Pin-Up View




## Pin-Down View

Figure 38. Tray Pin-Down View

## Brick Configuration

Bricks consist of 6 full trays and 1 empty tray. Each tray contains 32 image sensors. There are a total of 192 image

sensors in the brick. The ID label is applied to the top of the brick. Tray 1 is at the bottom of the brick and the empty tray is at the top of the brick.



## Figure 39. Brick

The Brick ID is Encoded in the Bar Code.



Figure 40. Brick ID Label

Brick in Vacuum Sealed Bag



Figure 41. Sealed Brick

Shipping Container Brick Loaded in Shipping Container



Figure 42. Brick Loaded in Shipping Container

## **Open Shipping Container with Parts List**

The parts list (see Figure 46) details information for each sensor in the brick. The parts list includes the serial number, tray and location, and VAB value for each sensor.



Figure 43. Open Shipping Container with Parts List

## Sealed Shipping Container

The Brick Label (see Figure 45) is applied to both ends of the shipping container.



Figure 44. Sealed Shipping Container

## Brick Label




Figure 45. Brick Label

## Parts List

The parts list details information for each sensor in the brick. The parts list includes the serial number, tray and location, and VAB value for each sensor. Additionally, the VAB value and serial number are encoded in the bar code.




Figure 46. Parts List

ON Semiconductor and the use are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specification by customer's technical experts. SCILLC does not convey any license under its patent rights or other. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications for down yout croud to reate a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable atto

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

 KAI-02150-FBA-FD-BA
 KAI-02150-AAA-JP-BA
 KAI-02150-ABA-JP-BA
 KAI-02150-CBA-JB-B2
 KAI-02150-PBA-FD 

 BA
 KAI-02150-ABA-FD-BA
 KAI-02150-ABA-JD-BA
 KAI-02150-CBA-FD-BA
 KAI-02150-PBA-JD-BA
 KAI-02150-CBA-JD-BA

 JD-BA
 KAI-02150-CBA-JB-B2-T
 KAI-02150-FBA-JB-B2
 KAI-02150-FBA-JB-B2-T
 KAI-02150-QBA-FD-BA

 QBA-JD-BA
 KAI-02150-FBA-JD-BA
 KAI-02150-FBA-JB-B2
 KAI-02150-FBA-JB-B2-T
 KAI-02150-QBA-FD-BA