

## **MOSFET** – Complementary, **POWERTRENCH**®

#### 60 V

#### FDS4559

#### **General Description**

This complementary MOSFET device is produced using **onsemi**'s advanced PowerTrench process that has been especially tailored to minimize the on–state resistance and yet maintain low gate charge for superior switching performance.

#### **Features**

- Q1: N-Channel
  - 4.5 A, 60 V

$$R_{DS(on)} = 55 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$$
  
 $R_{DS(on)} = 75 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$ 

- Q2: P-Channel
  - ◆ -3.5 A, -60 V

$$R_{DS(on)} = 105 \text{ m}\Omega \text{ @ } V_{GS} = -10 \text{ V}$$
  
 $R_{DS(on)} = 135 \text{ m}\Omega \text{ @ } V_{GS} = -4.5 \text{ V}$ 

#### **Applications**

- DC/DC converter
- Power management
- LCD backlight inverter
- This is a Pb-Free and Halide Free Device

#### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)


Symbol	Parameter		Q1	Q2	Unit
$V_{DSS}$	Drain-Source Voltage		60	-60	V
$V_{GSS}$	Gate-Source Voltage		±20	±20	V
I <sub>D</sub>	Drain Current	Continuous (Note 1a)	4.5	-3.5	Α
		Pulsed	20	-20	
$P_{D}$	Power Dissipation for Dual Operation			2	
	Power Dissipation (Note 1a)			1.6	
	for Single Operation	(Note 1b)	1.2		
		(Note 1c)	1		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +175		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS


Symbol	Parameter	Value	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W

V <sub>DSS</sub>	R <sub>DS(on)</sub> Max	I <sub>D</sub> Max
N-Channel	55 mΩ @ 10 V	4.5 A
60 V	75 mΩ @ 4.5 V	
P-Channel	105 mΩ @ –10 V	-3.5 A
-60 V	135 mΩ @ -4.5 V	-0.5 A




SOIC8 CASE 751EB

#### **MARKING DIAGRAM**



FDS4559 = Specific Device Code A = Assembly Site L = Wafer Lot Number YW = Assembly Start Week

#### N-Channel / P-Channel



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDS4559	SOIC8 (Pb-Free, Halide Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <a href="mailto:BRD8011/D">BRD8011/D</a>.

#### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Condition	Тур	Min	Тур	Max	Unit
DRAIN-SOL	JRCE AVALANCHE RATINGS (No	ote 1)	•	•	•	•	•
W <sub>DSS</sub>	Single Pulse Drain-Source Avalanche Energy	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 25 A	Q1	-	_	90	V
I <sub>AR</sub>	Maximum Drain-Source Avalanche Current		Q1	_	-	4.5	V
OFF CHARA	ACTERISTICS	•					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS}$ = 0 V, $I_{D}$ = 250 $\mu A$ $V_{GS}$ = 0 V, $I_{D}$ = -250 $\mu A$	Q1 Q2	60 -60	_ _	_ _	٧
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 μA, Referenced to 25°C $I_D$ = -250 μA, Referenced to 25°C	Q1 Q2	-	58 -49	<u>-</u>	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0 V V <sub>DS</sub> = -48 V, V <sub>GS</sub> = 0 V	Q1 Q2	- -	- -	1 –1	μА
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	Q1 Q2	_ _	- -	±100 ±100	nA
ON CHARA	CTERISTICS (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$ $V_{DS} = V_{GS}, I_D = -250 \mu A$	Q1 Q2	1 -1	2.2 -1.6	3 -3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 μA, Referenced to 25°C $I_D$ = -250 μA, Referenced to 25°C	Q1 Q2	- -	-5.5 4	- -	mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS}$ = 10 V, $I_{D}$ = 4.5 A $V_{GS}$ = 10 V, $I_{D}$ = 4.5 A, $T_{j}$ = 125°C $V_{GS}$ = 4.5 V, $I_{D}$ = 4 A	Q1	- - -	42 72 55	55 94 75	mΩ
		$\begin{aligned} &V_{GS} = -10 \text{ V, } I_D = -3.5 \text{ A} \\ &V_{GS} = -10 \text{ V, } I_D = -3.5 \text{ A, } T_j = 125^{\circ}\text{C} \\ &V_{GS} = -4.5 \text{ V, } I_D = -3.1 \text{ A} \end{aligned}$	Q2	- - -	82 130 105	105 190 135	mΩ
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 5 V V <sub>GS</sub> = -10 V, V <sub>DS</sub> = -5 V	Q1 Q2	20 –20	- -	- -	А
9FS	Forward Transconductance	$V_{DS} = 10 \text{ V}, I_{D} = 4.5 \text{ A}$ $V_{DS} = -5 \text{ V}, I_{D} = -3.5 \text{ A}$	Q1 Q2	- -	14 9	- -	S
DYNAMIC C	CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	Q1 V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V,	Q1 Q2	- -	650 759	- -	pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 Mhz Q2	Q1 Q2	_ _	80 90	- -	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz	Q1 Q2	_ _	35 39	- -	pF
SWITCHING	G CHARACTERISTICS (Note 2)						
t <sub>d(on)</sub>	Turn-On Delay Time	Q1 V <sub>DD</sub> = 30 V, I <sub>D</sub> = 1 A,	Q1 Q2	_ _	11 7	20 14	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ Q2	Q1 Q2	_ _	8 10	18 20	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{DD} = -30 \text{ V, } I_{D} = -1 \text{ A,}$ $V_{GS} = -10 \text{ V, } R_{GEN} = 6 \Omega$	Q1 Q2	- -	19 19	35 34	ns
t <sub>f</sub>	Turn-Off Fall Time		Q1 Q2	- -	6 12	15 22	ns
Qg	Total Gate Charge	Q1 V <sub>DD</sub> = 30 V, I <sub>D</sub> = 4.5 A,	Q1 Q2	-	12.5 15	18 21	nC
$Q_{gs}$	Gate-Source Charge	V <sub>GS</sub> = 10 V	Q1 Q2	- -	2.4 2.5	- -	nC
Q <sub>gd</sub>	Gate-Drain Charge	$V_{DD} = -30 \text{ V}, I_{D} = -3.5 \text{ A}, V_{GS} = -10 \text{ V}$	Q1 Q2	_ _	2.6 3.0	- -	nC


#### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

#### DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS

I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current		Q1 Q2	- -	- -	1.3 –1.3	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V, } I_S = 1.3 \text{ A}$ (Note 2) $V_{GS} = 0 \text{ V, } I_S = -1.3 \text{ A}$ (Note 2)	Q1 Q2	1 1	0.8 -0.8	1.2 -1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 78°C/W when mounted on a 0.5 in<sup>2</sup> pad of 2 oz copper



b) 125°C/W when mounted on a .02 in<sup>2</sup> pad of 2 oz copper



c) 135°C/W when mounted on a minimum pad

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty Cycle < 2.0%

#### **TYPICAL CHARACTERISTICS (Q2 P-CHANNEL)**





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature


#### TYPICAL CHARACTERISTICS (Q2 P-CHANNEL) (continued)



1200  $f = 1^{1}MHz$  $V_{GS} = 0 V$ 1000 C<sub>ISS</sub> CAPACITANCE (pF) 800 600 400  $\mathsf{c}_{\mathsf{oss}}$ 200 C<sub>RSS</sub> 0 40 50 0 10 20 30 60 -V<sub>DS</sub>, DRAIN TO SOURCE VOLTAGE (V)

Figure 7. Gate Charge Characteristics

Figure 8. Capacitance Characteristics







Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Maximum Power Dissipation

#### TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)






Figure 13. On-Resistance Variation with Temperature




Figure 15. Transfer Characteristics

Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature

Figure 14. On-Resistance Variation with

#### TYPICAL CHARACTERISTICS (Q1 N-CHANNEL) (continued)




Figure 17. Gate Charge Characteristics

Figure 18. Capacitance Characteristics




Figure 19. Maximum Safe Operating Area

Figure 20. Single Pulse Maximum Power Dissipation




Figure 21. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries.



#### CASE 751EB **ISSUE A DATE 24 AUG 2017** ·4.90±0.10 → -0.65(0.635)В 6.00±0.20 5.60 3.90±0.10 PIN ONE **INDICATOR** 1.27 1.27 0.25(M) LAND PATTERN RECOMMENDATION В SEE DETAIL A 0.175±0.075 0.22±0.03 С 1.75 MAX 0.10 0.42±0.09 OPTION A - BEVEL EDGE $(0.43) \times 45^{\circ}$ R0.10 GAGE PLANE OPTION B - NO BEVEL EDGE R0.10-0.25 NOTES: A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA. B) ALL DIMENSIONS ARE IN MILLIMETERS. **SEATING PLANE** C) DIMENSIONS DO NOT INCLUDE MOLD 0.65±0.25 FLASH OR BURRS. D) LANDPATTERN STANDARD: SOIC127P600X175-8M (1.04)**DETAIL** À SCALE: 2:1 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DOCUMENT NUMBER:** 98AON13735G

SOIC8

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DESCRIPTION:** 

SOIC8

PAGE 1 OF 1

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales

### **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

FDS4559