

# **MOSFET** - N-Channel, POWERTRENCH®

40 V, 14 A, 9.7 m $\Omega$ 

### FDMC8327L

#### **General Description**

This N-Channel MOSFET is produced using **onsemi**'s advanced POWERTRENCH process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

#### **Features**

- Max  $R_{DS(on)} = 9.7 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 12 \text{ A}$
- Max  $R_{DS(on)} = 12.5 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 10 \text{ A}$
- Low Profile 0.8 mm Max in Power 33
- 100% UIL Test
- This Device is Pb-Free, Halide Free and RoHS Compliant

#### **Applications**

• DC-DC Conversion

#### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Value	Unit
$V_{DS}$	Drain to Source Voltage	40	V
$V_{GS}$	Gate to Source Voltage	±20	V
I <sub>D</sub>	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	14 43 12 60	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)	25	mJ
P <sub>D</sub>	$ \begin{array}{ll} \mbox{Power Dissipation} & \mbox{$T_C$ = $25^{\circ}$C} \\ \mbox{Power Dissipation (Note 1a)} & \mbox{$T_A$ = $25^{\circ}$C} \end{array} $	30 2.3	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	–55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Note 1)	4.2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	53	

V <sub>DS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
40 V	9.7 m $\Omega$ @ 10 V	14 A
	12.5 mΩ @ 4.5 V	



WDFN8 3.3x3.3, 0.65P CASE 511DR

#### **MARKING DIAGRAM**


ZXYKK FDMC 8327L

Z = Assembly Plant Code

XY = 2-Digit Date Code (Year and Week) KK = 2-Digits Lot Run Traceability Code

FDMC8327L = Specific Device Code

#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 6 of this data sheet.

1


#### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
FF CHARA	ACTERISTICS			-	-	-
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	40	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	-	22	_	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 32 V, V <sub>GS</sub> = 0 V	-	-	1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V	-	-	±100	nA
N CHARAC	CTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.0	1.7	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25°C	-	-5	_	mV/°C
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 12 A	_	7.4	9.7	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10 A	_	9.4	12.5	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 12 A, T <sub>J</sub> = 125°C	_	11	14.5	
9FS	Forward Transconductance	V <sub>DD</sub> = 5 V, I <sub>D</sub> = 12 A	_	52	-	S
YNAMIC C	HARACTERISTICS			•	•	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, f = 1 MHz	_	1235	1850	pF
C <sub>oss</sub>	Output Capacitance	7	-	347	520	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	7	-	21	35	pF
Rg	Gate Resistance		0.1	0.6	1.3	Ω
WITCHING	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 20 \text{ V}, I_D = 12 \text{ A}, V_{GS} = 10 \text{ V},$	-	8.4	17	ns
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$	-	2.2	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	7	-	20	32	ns
t <sub>f</sub>	Fall Time	7	-	2.2	10	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}, V_{DD} = 20 \text{ V}, I_D = 12 \text{ A}$	-	18.5	26	nC
		$V_{GS} = 0 \text{ V to 5 V}, V_{DD} = 20 \text{ V}, I_D = 12 \text{ A}$	-	9.7	14	
Q <sub>gs</sub>	Gate to Source Charge	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 12 A	-	3.3	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	7	_	2.6	-	nC
	JRCE DIODE CHARACTERISTICS			-	-	-
$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.8 A (Note 2)	-	0.7	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 12 A (Note 2)	-	0.8	1.3	
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 12 A, di/dt = 100 A/s	-	32	51	ns
Q <sub>rr</sub>	Reverse Recovery Charge	1	_	10	20	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 53°C/W when mounted on a 1 in² pad of 2 oz copper



b) 125°C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu s$ , Duty Cycle < 2.0%. 3. Starting T  $_J$  = 25°C; N-ch: L = 0.3 mH, I  $_{AS}$  = 13 A, V  $_{DD}$  = 36 V, V  $_{GS}$  = 10 V.

#### TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)




Figure 1. On Region Characteristics




Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

#### TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

#### TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

#### PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package Type	Reel Size	Tape Width	Shipping <sup>†</sup>
FDMC8327L	FDMC8327L	WDFN8 3.3x3.3, 0.65P (Pb-Free)	13"	12 mm	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <a href="https://example.com/BRD8011/D">BRD8011/D</a>.

PIN1

IDENT

#### **WDFN8 3.3x3.3, 0.65P** CASE 511DR ISSUE B


□ 0.10 C

**DATE 02 FEB 2022** 



- A. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- B. SEATING PLANE IS DEFINED BY TERMINAL TIPS ONLY
- C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH PROTRUSIONS NOR GATE BURRS. MOLD FLASH PROTRUSION OR GATE BURR DOES NOT EXCEED 0.150MM.

DIM	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.70	0.75	0.80	
A1	0.00	ı	0.05	
А3	0.15	0.20	0.25	
b	0.27	0.32	0.37	
D	3.20	3.30	3.40	
D1	3.10	3.20	3.30	
D3	2.17	2.27	2.37	
Е	3.20	3.30	3.40	
E1	2.90	3.00	3.10	
E2	1.95	2.05	2.15	
E3	0.15	0.20	0.25	
E4	0.30	0.40	0.50	
E5	0.40 REF			
е	0.65 BSC			
L	0.30	0.40	0.50	
θ	0°	-	12°	





#### RECOMMENDED LAND PATTERN

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

# D A B B

**TOP VIEW** 





BOTTOM VIEW

# GENERIC MARKING DIAGRAM\*

°XXXX AYWW• XXXX = Specific Device Code A = Assembly Location

Y = Year WW = Work Week ■ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

		Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION	WDEN8 3 3x3 3 0 65P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

FDMC8327L FDMC8327L-L701