

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## **HEF4520B** **MSI** Dual binary counter

Product specification  
File under Integrated Circuits, IC04

January 1995

Dual binary counter



HEF4520B

MSI

DESCRIPTION

The HEF4520B is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH clock input (CP<sub>0</sub>) and an active LOW clock input ( $\overline{\text{CP}}_1$ ), buffered outputs from all four bit positions (O<sub>0</sub> to O<sub>3</sub>) and an active HIGH overriding asynchronous master reset input (MR). The counter advances on either the LOW to HIGH transition of the CP<sub>0</sub> input if  $\overline{\text{CP}}_1$  is HIGH or the HIGH to

LOW transition of the  $\overline{\text{CP}}_1$  input if CP<sub>0</sub> is low. Either CP<sub>0</sub> or  $\overline{\text{CP}}_1$  may be used as the clock input to the counter and the other clock input may be used as a clock enable input. A HIGH on MR resets the counter (O<sub>0</sub> to O<sub>3</sub> = LOW) independent of CP<sub>0</sub>,  $\overline{\text{CP}}_1$ . Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.



- HEF4520BP(N): 16-lead DIL; plastic (SOT38-1)
- HEF4520BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
- HEF4520BT(D): 16-lead SO; plastic (SOT109-1) (SOT109-1)
- ( ): Package Designator North America

PINNING

- CP<sub>0A</sub>, CP<sub>0B</sub> clock inputs (L to H triggered)
- $\overline{\text{CP}}_1\text{A}$ ,  $\overline{\text{CP}}_1\text{B}$  clock inputs (H to L triggered)
- MR<sub>A</sub>, MR<sub>B</sub> master reset inputs
- O<sub>0A</sub> to O<sub>3A</sub> outputs
- O<sub>0B</sub> to O<sub>3B</sub> outputs

FAMILY DATA, I<sub>DD</sub> LIMITS category MSI

See Family Specifications

Dual binary counter

HEF4520B  
MSI




Fig.3 Logic diagram (one counter).

FUNCTION TABLE

CP <sub>0</sub>	$\overline{\text{CP}}_1$	MR	MODE
	H	L	counter advances
L		L	counter advances
	X	L	no change
X		L	no change
	L	L	no change
H		L	no change
X	X	H	O <sub>0</sub> to O <sub>3</sub> = LOW

Notes

- H = HIGH state (the more positive voltage)  
L = LOW state (the less positive voltage)  
X = state is immaterial  
 = positive-going transition  
 = negative-going transition

## Dual binary counter

HEF4520B  
MSI

## AC CHARACTERISTICS

 $V_{SS} = 0$  V;  $T_{amb} = 25$  °C;  $C_L = 50$  pF; input transition times  $\leq 20$  ns

	V <sub>DD</sub> V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays CP <sub>0</sub> , $\overline{CP}_1 \rightarrow O_n$ HIGH to LOW	5 10 15	t <sub>PHL</sub>		110 50 40	220 100 80 ns	83 ns + (0,55 ns/pF) C <sub>L</sub> 39 ns + (0,23 ns/pF) C <sub>L</sub> 32 ns + (0,16 ns/pF) C <sub>L</sub>
LOW to HIGH	5 10 15	t <sub>PLH</sub>		110 50 40	220 100 80 ns	83 ns + (0,55 ns/pF) C <sub>L</sub> 39 ns + (0,23 ns/pF) C <sub>L</sub> 32 ns + (0,16 ns/pF) C <sub>L</sub>
MR → O <sub>n</sub> HIGH to LOW	5 10 15	t <sub>PHL</sub>		75 35 25	150 70 50 ns	48 ns + (0,55 ns/pF) C <sub>L</sub> 24 ns + (0,23 ns/pF) C <sub>L</sub> 17 ns + (0,16 ns/pF) C <sub>L</sub>
Output transition times HIGH to LOW	5 10 15	t <sub>THL</sub>		60 30 20	120 60 40 ns	10 ns + (1,0 ns/pF) C <sub>L</sub> 9 ns + (0,42 ns/pF) C <sub>L</sub> 6 ns + (0,28 ns/pF) C <sub>L</sub>
LOW to HIGH	5 10 15	t <sub>TLH</sub>		60 30 20	120 60 40 ns	10 ns + (1,0 ns/pF) C <sub>L</sub> 9 ns + (0,42 ns/pF) C <sub>L</sub> 6 ns + (0,28 ns/pF) C <sub>L</sub>
Minimum CP <sub>0</sub> pulse width; LOW	5 10 15	t <sub>WCPL</sub>	60 30 20	30 15 10	ns ns ns	see also waveforms Figs 4 and 5
Minimum $\overline{CP}_1$ pulse width; HIGH	5 10 15	t <sub>WCPH</sub>	60 30 20	30 15 10	ns ns ns	
Minimum MR pulse width; HIGH	5 10 15	t <sub>WMRH</sub>	30 20 16	15 10 8	ns ns ns	
Recovery time for MR	5 10 15	t <sub>RMR</sub>	50 30 20	25 15 10	ns ns ns	
Set-up times CP <sub>0</sub> → $\overline{CP}_1$	5 10 15	t <sub>su</sub>	50 30 20	25 15 10	ns ns ns	
$\overline{CP}_1 \rightarrow CP_0$	5 10 15	t <sub>su</sub>	50 30 20	25 15 10	ns ns ns	
Maximum clock pulse frequency	5 10 15	f <sub>max</sub>	8 15 20	16 30 40	MHz MHz MHz	


Dual binary counter

HEF4520B  
MSI


AC CHARACTERISTICS

V<sub>SS</sub> = 0 V; T<sub>amb</sub> = 25 °C; input transition times ≤ 20 ns

	V <sub>DD</sub> V	TYPICAL FORMULA FOR P (μW)	
Dynamic power dissipation per package (P)	5	850 f <sub>i</sub> + ∑ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	where f <sub>i</sub> = input freq. (MHz) f <sub>o</sub> = output freq. (MHz) C <sub>L</sub> = load capacitance (pF) ∑(f <sub>o</sub> C <sub>L</sub> ) = sum of outputs V <sub>DD</sub> = supply voltage (V)
	10	3 800 f <sub>i</sub> + ∑ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	
	15	10 200 f <sub>i</sub> + ∑ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	



## Dual binary counter

HEF4520B  
MSIFig.5 Waveforms showing set-up times for  $CP_0$  to  $\overline{CP}_1$  and  $\overline{CP}_1$  to  $CP_0$ , and propagation delays.

Dual binary counter

HEF4520B  
MSI




Fig.6 Timing diagram.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

[HEF4520BTD](#)