Product data sheet

1. General description

The 74LVC4066 is a high-speed Si-gate CMOS device.

The 74LVC4066 provides four single pole, single-throw analog switch functions. Each switch has two input/output terminals (nY and nZ) and an active HIGH enable input (nE). When nE is LOW, the analog switch is turned off.

Schmitt-trigger action at the enable inputs makes the circuit tolerant of slower input rise and fall times across the entire V_{CC} range from 1.65 V to 5.5 V.

2. Features and benefits

- Wide supply voltage range from 1.65 V to 5.5 V
- Very low ON resistance:
 - 7.5 Ω (typical) at V_{CC} = 2.7 V
 - 6.5 Ω (typical) at V_{CC} = 3.3 V
 - 6 Ω (typical) at V_{CC} = 5 V
- Switch current capability of 32 mA
- High noise immunity
- CMOS low-power consumption
- Direct interface TTL-levels
- Latch-up performance exceeds 250 mA
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Enable inputs accept voltages up to 5 V
- Multiple package options
- Specified from –40 °C to +85 °C and –40 °C to +125 °C





Quad bilateral switch

3. Ordering information

| Type number | Package | | | | | | | |
|-------------|-------------------|----------|--|----------|--|--|--|--|
| | Temperature range | Name | Description | Version | | | | |
| 74LVC4066D | –40 °C to +125 °C | SO14 | plastic small outline package; 14 leads; body width 3.9 mm | SOT108-1 | | | | |
| 74LVC4066PW | –40 °C to +125 °C | TSSOP14 | plastic thin small outline package; 14 leads; body width 4.4 mm | SOT402-1 | | | | |
| 74LVC4066BQ | –40 °C to +125 °C | DHVQFN14 | plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm | SOT762-1 | | | | |


4. Functional diagram





5. Pinning information

5.1 Pinning



5.2 Pin description

| Table 2. | Pin description | |
|-----------------|-----------------|----------------------------|
| Symbol | Pin | Description |
| 1Y | 1 | independent input/output |
| 1Z | 2 | independent output/input |
| 2Z | 3 | independent output/input |
| 2Y | 4 | independent input/output |
| 2E | 5 | enable input (active HIGH) |
| 3E | 6 | enable input (active HIGH) |
| GND | 7 | ground (0 V) |
| 3Y | 8 | independent input/output |
| 3Z | 9 | independent output/input |
| 4Z | 10 | independent output/input |
| 4Y | 11 | independent input/output |
| 4E | 12 | enable input (active HIGH) |
| 1E | 13 | enable input (active HIGH) |
| V _{CC} | 14 | supply voltage |

6. Functional description

Table 3.Function table^[1]

| Input nE | Switch |
|----------|--------|
| L | OFF |
| Н | ON |

[1] H = HIGH voltage level;

L = LOW voltage level.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|-------------------------|--|-----------------|------|------|
| V _{CC} | supply voltage | | -0.5 | +6.5 | V |
| VI | input voltage | | <u>[1]</u> –0.5 | +6.5 | V |
| I _{IK} | input clamping current | $V_{\rm I}$ < –0.5 V or $V_{\rm I}$ < $V_{\rm CC}$ + 0.5 V | -50 | - | mA |
| I _{SK} | switch clamping current | $V_{\rm I}$ < –0.5 V or $V_{\rm I}$ < $V_{\rm CC}$ + 0.5 V | - | ±50 | mA |
| V _{SW} | switch voltage | enable and disable mode | [2] -0.5 | +6.5 | V |
| I _{SW} | switch current | $-0.5 < V_{SW} < V_{CC} + 0.5 V$ | - | ±50 | mA |
| I _{CC} | supply current | | - | 100 | mA |
| I _{GND} | ground current | | -100 | - | mA |
| T _{stg} | storage temperature | | -65 | +150 | °C |
| P _{tot} | total power dissipation | T_{amb} = -40 °C to +125 °C | <u>[3]</u> | 500 | mW |

[1] The minimum input voltage rating may be exceeded if the input current rating is observed.

[2] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed.

For SO14 packages: above 70 °C derate linearly with 8 mW/K.
 For (T)SSOP14 packages: above 60 °C derate linearly with 5.5 mW/K.
 For DHVQFN14 packages: above 60 °C derate linearly with 4.5 mW/K.

Quad bilateral switch

8. Recommended operating conditions

Decomposited executive conditions

| Table 5. | Recommended operating condition | ons | | | | |
|-----------------------|-------------------------------------|----------------------------|--------------|-----|-----------------|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| V _{CC} | supply voltage | | 1.65 | - | 5.5 | V |
| VI | input voltage | | 0 | - | 5.5 | V |
| V _{SW} | switch voltage | | <u>[1]</u> 0 | - | V _{CC} | V |
| T _{amb} | ambient temperature | | -40 | - | +125 | °C |
| $\Delta t / \Delta V$ | input transition rise and fall rate | V_{CC} = 1.65 V to 2.7 V | [2] _ | - | 20 | ns/V |
| | | V_{CC} = 2.7 V to 5.5 V | [2] _ | - | 10 | ns/V |
| | | | | | | |

[1] To avoid sinking GND current from terminal nZ when switch current flows in terminal nY, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal nZ, no GND current will flow from terminal nY. In this case, there is no limit for the voltage drop across the switch.

[2] Applies to control signal levels.

9. Static characteristics

Table 6.Static characteristics

At recommended operating conditions voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | | -40 ° | °C to + | 85 °C | –40 °C to | o +125 ℃ | Unit |
|---------------------|---------------------------------|---|-----|--------------|----------------------|--------------|--------------|--------------|------|
| | | | | Min | Typ <mark>[1]</mark> | Max | Min | Max | |
| V _{IH} | HIGH-level | $V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$ | | $0.65V_{CC}$ | - | - | $0.65V_{CC}$ | - | V |
| | input voltage | V_{CC} = 2.3 V to 2.7 V | | 1.7 | - | - | 1.7 | - | V |
| | | V_{CC} = 2.7 V to 3.6 V | | 2.0 | - | - | 2.0 | - | V |
| | | V_{CC} = 4.5 V to 5.5 V | | $0.7V_{CC}$ | - | - | $0.7V_{CC}$ | - | V |
| V _{IL} | LOW-level | $V_{CC} = 1.65 \text{ V}$ to 1.95 V | | - | - | $0.35V_{CC}$ | - | $0.35V_{CC}$ | V |
| | input voltage | V_{CC} = 2.3 V to 2.7 V | | - | - | 0.7 | - | 0.7 | V |
| | | V_{CC} = 2.7 V to 3.6 V | | - | - | 0.8 | - | 0.8 | V |
| | | V_{CC} = 4.5 V to 5.5 V | | - | - | $0.3V_{CC}$ | - | $0.3V_{CC}$ | V |
| lı | input leakage current | pin nE; V_{CC} = 5.5 V; V _I = 5.5 V or GND | [2] | - | ±0.1 | ±5 | - | ±20 | μA |
| I _{S(OFF)} | OFF-state leakage current | $ V_{SW} = V_{CC} - GND; V_{CC} = 5.5 V;$ see Figure 6 | [2] | - | ±0.1 | ±5 | - | ±20 | μΑ |
| I _{S(ON)} | ON-state leakage current | $ V_{SW} = V_{CC} - GND; V_{CC} = 5.5 V;$ see Figure 7 | [2] | - | ±0.1 | ±5 | - | ±20 | μΑ |
| I _{CC} | supply current | V_{I} = V_{CC} or GND; V_{SW} = GND or $V_{CC}; V_{CC}$ = 5.5 V | [2] | - | 0.1 | 10 | - | 40 | μA |
| ΔI_{CC} | additional supply current | pin nE; V _I = V _{CC} $-$ 0.6 V; V _{CC} = 5.5 V; V _{SW} = GND or V _{CC} | [2] | - | 5 | 500 | - | 5000 | μA |

Quad bilateral switch

Table 6. Static characteristics ...continued


At recommended operating conditions voltages are referenced to GND (ground = 0 V).


| Symbol | Parameter | Conditions | -40 | °C to +8 | 5 °C | -40 °C to | o +125 ℃ | Unit |
|--------------------|-----------------------|------------|-----|----------------------|------|-----------|----------|------|
| | | | Min | Typ <mark>[1]</mark> | Max | Min | Max | |
| CI | input capacitance | | - | 12.5 | - | - | - | pF |
| $C_{S(OFF)}$ | OFF-state capacitance | | - | 8.0 | - | - | - | pF |
| C _{S(ON)} | ON-state capacitance | | - | 14.0 | - | - | - | pF |

[1] All typical values are measured at $T_{amb} = 25 \ ^{\circ}C$.

[2] These typical values are measured at V_{CC} = 3.3 V.

9.1 Test circuits





9.2 ON resistance

Table 7.ON resistance

At recommended operating conditions; voltages are referenced to GND (ground 0 V); for graphs see Figure 9 to Figure 14.

| Symbol | Parameter | Conditions | -40 | | S5 ℃ | –40 °C to +125 °C | | Unit |
|-----------------------|----------------------|---|-----|----------------------|------|-------------------|-----|------|
| | | | Min | Typ <mark>[1]</mark> | Max | Min | Max | |
| R _{ON(peak)} | ON resistance (peak) | $V_I = GND$ to V_{CC} ; see Figure 8 | | | | | | |
| | | I _{SW} = 4 mA; V _{CC} = 1.65 V to 1.95 V | - | 34.0 | 130 | - | 195 | Ω |
| | | I_{SW} = 8 mA; V_{CC} = 2.3 V to 2.7 V | - | 12.0 | 30 | - | 45 | Ω |
| | | I_{SW} = 12 mA; V_{CC} = 2.7 V | - | 10.4 | 25 | - | 38 | Ω |
| | | I_{SW} = 24 mA; V_{CC} = 3 V to 3.6 V | - | 7.8 | 20 | - | 30 | Ω |
| | | I_{SW} = 32 mA; V_{CC} = 4.5 V to 5.5 V | - | 6.2 | 15 | - | 23 | Ω |

Quad bilateral switch

| Symbol | Parameter | Conditions | -40 | °C to +8 | 85 °C | –40 °C te | o +125 °C | Unit |
|-----------------------|----------------------|---|-----|----------------------|-------|-----------|-----------|------|
| | | | | Typ <mark>[1]</mark> | Max | Min | Max | |
| R _{ON(rail)} | ON resistance (rail) | V _I = GND; see <u>Figure 8</u> | | | | 1 | | |
| | | I _{SW} = 4 mA; V _{CC} = 1.65 V to 1.95 V | - | 8.2 | 18 | - | 27 | Ω |
| | | I_{SW} = 8 mA; V_{CC} = 2.3 V to 2.7 V | - | 7.1 | 16 | - | 24 | Ω |
| | | I_{SW} = 12 mA; V_{CC} = 2.7 V | - | 6.9 | 14 | - | 21 | Ω |
| | | I_{SW} = 24 mA; V_{CC} = 3 V to 3.6 V | - | 6.5 | 12 | - | 18 | Ω |
| | | I_{SW} = 32 mA; V_{CC} = 4.5 V to 5.5 V | - | 5.8 | 10 | - | 15 | Ω |
| | | $V_I = V_{CC}$; see <u>Figure 8</u> | | | | | | |
| | | I _{SW} = 4 mA; V _{CC} = 1.65 V to 1.95 V | - | 10.4 | 30 | - | 45 | Ω |
| | | I_{SW} = 8 mA; V_{CC} = 2.3 V to 2.7 V | - | 7.6 | 20 | - | 30 | Ω |
| | | I_{SW} = 12 mA; V_{CC} = 2.7 V | - | 7.0 | 18 | - | 27 | Ω |
| | | I_{SW} = 24 mA; V_{CC} = 3 V to 3.6 V | - | 6.1 | 15 | - | 23 | Ω |
| | | I_{SW} = 32 mA; V_{CC} = 4.5 V to 5.5 V | - | 4.9 | 10 | - | 15 | Ω |
| R _{ON(flat)} | ON resistance | $V_1 = GND$ to V_{CC} | [2] | | | | | |
| | (flatness) | I _{SW} = 4 mA; V _{CC} = 1.65 V to 1.95 V | - | 26.0 | - | - | - | Ω |
| | | I_{SW} = 8 mA; V_{CC} = 2.3 V to 2.7 V | - | 5.0 | - | - | - | Ω |
| | | I_{SW} = 12 mA; V_{CC} = 2.7 V | - | 3.5 | - | - | - | Ω |
| | | I_{SW} = 24 mA; V_{CC} = 3 V to 3.6 V | - | 2.0 | - | - | - | Ω |
| | | I_{SW} = 32 mA; V_{CC} = 4.5 V to 5.5 V | - | 1.5 | - | - | - | Ω |


Table 7. ON resistance ...continued

At recommended operating conditions; voltages are referenced to GND (ground 0 V); for graphs see Figure 9 to Figure 14.

[1] Typical values are measured at $T_{amb} = 25 \text{ }^{\circ}\text{C}$ and nominal V_{CC} .

[2] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical V_{CC} and temperature.

Quad bilateral switch



9.3 ON resistance test circuit and graphs

(1) $T_{amb} = 125 \text{ °C}.$

- (2) $T_{amb} = 85 \circ C.$
- (3) $T_{amb} = 25 \circ C$.
- (4) $T_{amb} = -40 \ ^{\circ}C.$





Fig 11. ON resistance as a function of input voltage;

(1) $T_{amb} = 125 \ ^{\circ}C.$

(2) $T_{amb} = 85 \ ^{\circ}C.$

(3) T_{amb} = 25 °C.


(4) $T_{amb} = -40 \ ^{\circ}C.$


 $V_{CC} = 2.5 V$

NXP Semiconductors

74LVC4066

Quad bilateral switch





10. Dynamic characteristics

Table 8. Dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for load circuit Figure 17.

| Symbol | Parameter | Conditions | | -40 |) °C to +85 | 5°C | -40 °C to | o +125 ℃ | Unit |
|------------------|-------------------------------|--|---------------|-----|----------------------|-----|-----------|----------|------|
| | | | - | Min | Typ <mark>[1]</mark> | Max | Min | Max | _ |
| t _{pd} | propagation delay | nY to nZ or nZ to nY; see <u>Figure 15</u> | <u>[2][3]</u> | | | | | | |
| | | V_{CC} = 1.65 V to 1.95 V | | - | 0.8 | 2.0 | - | 3.0 | ns |
| | | V_{CC} = 2.3 V to 2.7 V | | - | 0.4 | 1.2 | - | 2.0 | ns |
| | | $V_{CC} = 2.7 V$ | | - | 0.4 | 1.0 | - | 1.5 | ns |
| | | V_{CC} = 3.0 V to 3.6 V | | - | 0.3 | 0.8 | - | 1.5 | ns |
| | | V_{CC} = 4.5 V to 5.5 V | | - | 0.2 | 0.6 | - | 1.0 | ns |
| t _{en} | enable time | nE to nY or nZ; see Figure 16 | <u>[4]</u> | | | | | | |
| | | V_{CC} = 1.65 V to 1.95 V | | 1.0 | 5.3 | 10 | 1.0 | 12.5 | ns |
| | | V_{CC} = 2.3 V to 2.7 V | | 1.0 | 3.0 | 5.6 | 1.0 | 7.0 | ns |
| | | $V_{CC} = 2.7 V$ | | 1.0 | 2.6 | 5.0 | 1.0 | 6.5 | ns |
| | | V_{CC} = 3.0 V to 3.6 V | | 1.0 | 2.5 | 4.4 | 1.0 | 5.5 | ns |
| | | V_{CC} = 4.5 V to 5.5 V | | 1.0 | 1.9 | 3.9 | 1.0 | 5.0 | ns |
| t _{dis} | disable time | nE to nY or nZ; see Figure 16 | [5] | | | | | | |
| | | V_{CC} = 1.65 V to 1.95 V | | 1.0 | 4.2 | 9.0 | 1.0 | 11.5 | ns |
| | | V_{CC} = 2.3 V to 2.7 V | | 1.0 | 2.4 | 5.5 | 1.0 | 7.0 | ns |
| | | $V_{CC} = 2.7 V$ | | 1.0 | 3.6 | 6.5 | 1.0 | 8.5 | ns |
| | | V_{CC} = 3.0 V to 3.6 V | | 1.0 | 3.4 | 6.0 | 1.0 | 7.5 | ns |
| | | V_{CC} = 4.5 V to 5.5 V | | 1.0 | 2.5 | 5.0 | 1.0 | 6.5 | ns |
| C _{PD} | power dissipation capacitance | C_L = 50 pF; f _i = 10 MHz; V _I = GND to V _{CC} | <u>[6]</u> | | | | | | |
| | | $V_{CC} = 2.5 V$ | | - | 11.0 | - | - | - | pF |
| | | $V_{CC} = 3.3 V$ | | - | 12.5 | - | - | - | pF |
| | | $V_{CC} = 5.0 V$ | | - | 15.6 | - | - | - | pF |

[1] Typical values are measured at T_{amb} = 25 °C and nominal V_{CC}.

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] Propagation delay is the calculated RC time constant of the typical ON resistance of the switch and the specified capacitance when driven by an ideal voltage source (zero output impedance).

[4] t_{en} is the same as t_{PZH} and t_{PZL} .

[5] t_{dis} is the same as t_{PLZ} and t_{PHZ} .

[6] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma \{ (C_{L} + C_{S(ON)}) \times V_{CC}^{2} \times f_{o} \} \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 C_L = output load capacitance in pF;

 $C_{S(ON)}$ = maximum ON-state switch capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;


 Σ {(C_L + C_{S(ON)}) × V_{CC}² × f₀} = sum of the outputs.


74LVC4066

All information provided in this document is subject to legal disclaimers.

Quad bilateral switch

10.1 Waveforms and test circuit





| Table 9. | Measurement | points |
|----------|-------------|--------|
| | mououromon | |

| Supply voltage | Input | Output | | |
|------------------|--------------------|---------------------|--------------------------|--------------------------|
| V _{cc} | V _M | V _M | V _X | V _Y |
| 1.65 V to 1.95 V | 0.5V _{CC} | 0.5 V _{CC} | V _{OL} + 0.15 V | V _{OH} – 0.15 V |
| 2.3 V to 2.7 V | $0.5V_{CC}$ | 0.5V _{CC} | V _{OL} + 0.15 V | V _{OH} – 0.15 V |
| 2.7 V | 1.5 V | 1.5 V | V _{OL} + 0.3 V | $V_{OH} - 0.3 \ V$ |
| 3.0 V to 3.6 V | 1.5 V | 1.5 V | V _{OL} + 0.3 V | $V_{OH} - 0.3 \ V$ |
| 4.5 V to 5.5 V | $0.5V_{CC}$ | 0.5V _{CC} | V _{OL} + 0.3 V | V _{OH} – 0.3 V |

Quad bilateral switch




Table 10. Test data

| Supply voltage Input | | | Load | | V _{EXT} | V _{EXT} | | |
|----------------------|-----------------|---------------------------------|-------|-------|-------------------------------------|-------------------------------------|-------------------------------------|--|
| V _{cc} | VI | t _r , t _f | CL | RL | t _{PLH} , t _{PHL} | t _{PZH} , t _{PHZ} | t _{PZL} , t _{PLZ} | |
| 1.65 V to 1.95 V | V _{CC} | \leq 2.0 ns | 30 pF | 1 kΩ | open | GND | 2V _{CC} | |
| 2.3 V to 2.7 V | V _{CC} | \leq 2.0 ns | 30 pF | 500 Ω | open | GND | 2V _{CC} | |
| 2.7 V | 2.7 V | \leq 2.5 ns | 50 pF | 500 Ω | open | GND | 6 V | |
| 3.0 V to 3.6 V | 2.7 V | \leq 2.5 ns | 50 pF | 500 Ω | open | GND | 6 V | |
| 4.5 V to 5.5 V | V _{CC} | \leq 2.5 ns | 50 pF | 500 Ω | open | GND | 2V _{CC} | |

10.2 Additional dynamic characteristics

Table 11. Additional dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); $T_{amb} = 25 \text{ °C}$.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------|---------------------------|---|-----|-------|-----|------|
| THD tot | total harmonic distortion | $R_L = 10 \text{ k}\Omega; C_L = 50 \text{ pF}; f_i = 1 \text{ kHz};$ see <u>Figure 18</u> | | | | |
| | | V _{CC} = 1.65 V | - | 0.032 | - | % |
| | | V _{CC} = 2.3 V | - | 0.008 | - | % |
| | | $V_{CC} = 3 V$ | - | 0.006 | - | % |
| | | V _{CC} = 4.5 V | - | 0.005 | - | % |
| | | $R_L = 10 \text{ k}\Omega; C_L = 50 \text{ pF}; f_i = 10 \text{ kHz};$ see Figure 18 | | | | |
| | | V _{CC} = 1.65 V | - | 0.068 | - | % |
| | | V _{CC} = 2.3 V | - | 0.009 | - | % |
| | | $V_{CC} = 3 V$ | - | 0.008 | - | % |
| | | $V_{CC} = 4.5 V$ | - | 0.006 | - | % |
| | | | | | | |

Quad bilateral switch

Table 11. Additional dynamic characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); $T_{amb} = 25 \text{ °C}$.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------|--------------------------|---|-----|-------|-----|------|
| f _(-3dB) | -3 dB frequency response | R _L = 600 Ω; C _L = 50 pF; see <u>Figure 19</u> | | | | |
| | | V _{CC} = 1.65 V | - | 170 | - | MHz |
| | | $V_{CC} = 2.3 V$ | - | 210 | - | MHz |
| | | $V_{CC} = 3 V$ | - | 212 | - | MHz |
| | | $V_{CC} = 4.5 V$ | - | 215 | - | MHz |
| | | $R_L = 50 \Omega; C_L = 5 pF; see Figure 19$ | | | | |
| | | V _{CC} = 1.65 V | - | > 500 | - | MHz |
| | | $V_{CC} = 2.3 V$ | - | > 500 | - | MHz |
| | | $V_{CC} = 3 V$ | - | > 500 | - | MHz |
| | | $V_{CC} = 4.5 V$ | - | > 500 | - | MHz |
| χ _{iso} | isolation (OFF-state) | $R_L = 600 \Omega$; $C_L = 50 pF$; $f_i = 1 MHz$; see <u>Figure 20</u> | | | | |
| | | V _{CC} = 1.65 V | - | -46 | - | dB |
| | | $V_{CC} = 2.3 V$ | - | -46 | - | dB |
| | | $V_{CC} = 3 V$ | - | -46 | - | dB |
| | | $V_{CC} = 4.5 V$ | - | -46 | - | dB |
| | | $R_L = 50 \Omega$; $C_L = 5 pF$; $f_i = 1 MHz$; see Figure 20 | | | | |
| | | V _{CC} = 1.65 V | - | -42 | - | dB |
| | | $V_{CC} = 2.3 V$ | - | -42 | - | dB |
| | | $V_{CC} = 3 V$ | - | -42 | - | dB |
| | | $V_{CC} = 4.5 V$ | - | -42 | - | dB |
| V _{ct} c | crosstalk voltage | between digital inputs and switch; $R_L = 600 \Omega$; $C_L = 50 pF$; $f_i = 1 MHz$; $t_r = t_f = 2 ns$; see <u>Figure 21</u> | | | | |
| | | V _{CC} = 1.65 V | - | 69 | - | mV |
| | | $V_{CC} = 2.3 V$ | - | 87 | - | mV |
| | | $V_{CC} = 3 V$ | - | 156 | - | mV |
| | | $V_{CC} = 4.5 V$ | - | 302 | - | mV |
| Xtalk | crosstalk | between switches; $R_L = 600 \Omega$; $C_L = 50 pF$; $f_i = 1 MHz$; see Figure 22 | | | | |
| | | V _{CC} = 1.65 V | - | -58 | - | dB |
| | | $V_{CC} = 2.3 V$ | - | -58 | - | dB |
| | | $V_{CC} = 3 V$ | - | -58 | - | dB |
| | | $V_{CC} = 4.5 V$ | - | -58 | - | dB |
| | | between switches; $R_L = 50 \Omega$; $C_L = 5 pF$; $f_i = 1 MHz$; see <u>Figure 22</u> | | | | |
| | | V _{CC} = 1.65 V | - | -58 | - | dB |
| | | $V_{CC} = 2.3 V$ | - | -58 | - | dB |
| | | $V_{CC} = 3 V$ | - | -58 | - | dB |
| | | $V_{CC} = 4.5 V$ | - | -58 | - | dB |
| | | | | | | |


Quad bilateral switch


Table 11. Additional dynamic characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); T_{amb} = 25 °C.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------------------|-------------------------|--|-----|-----|-----|------|
| Q _{inj} charge injection | charge injection | $ C_L = 0.1 \text{ nF}; \text{V}_{gen} = 0 \text{V}; \text{R}_{gen} = 0 \Omega; \\ f_i = 1 \text{MHz}; \text{R}_L = 1 \text{M}\Omega; \text{ see } \frac{\text{Figure 23}}{23} $ | | | | |
| | V _{CC} = 1.8 V | - | 3.3 | - | рС | |
| | $V_{CC} = 2.5 V$ | - | 4.1 | - | рС | |
| | $V_{CC} = 3.3 V$ | - | 5.0 | - | рС | |
| | $V_{CC} = 4.5 V$ | - | 6.4 | - | рС | |
| | $V_{CC} = 5.5 V$ | - | 7.5 | - | рС | |

10.2.1 Test circuits








NXP Semiconductors

74LVC4066

Quad bilateral switch








NXP Semiconductors

74LVC4066

Quad bilateral switch



Quad bilateral switch

11. Package outline




Fig 24. Package outline SOT108-1 (SO14)

All information provided in this document is subject to legal disclaimers.





Fig 25. Package outline SOT402-1 (TSSOP14)

All information provided in this document is subject to legal disclaimers.



DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1

Fig 26. Package outline SOT762-1 (DHVQFN14)

All information provided in this document is subject to legal disclaimers.

74LVC4066

74LVC4066

Quad bilateral switch

Quad bilateral switch

12. Abbreviations

| Table 12. Abbreviations | | | | |
|-------------------------|---|--|--|--|
| Acronym | Description | | | |
| CMOS | Complementary Metal Oxide Semiconductor | | | |
| TTL | Transistor-Transistor Logic | | | |
| HBM | Human Body Model | | | |
| ESD | ElectroStatic Discharge | | | |
| MM | Machine Model | | | |
| DUT | Device Under Test | | | |
| | | | | |

13. Revision history

| Table 13. Revis | ion history | | | |
|-----------------|-----------------------------------|-----------------------|---------------|---------------|
| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| 74LVC4066 v.5 | 20111123 | Product data sheet | - | 74LVC4066 v.4 |
| Modifications: | Legal pages u | pdated. | | |
| 74LVC4066 v.4 | 20101124 | Product data sheet | - | 74LVC4066 v.3 |
| 74LVC4066 v.3 | 20100809 | Product data sheet | - | 74LVC4066 v.2 |
| 74LVC4066 v.2 | 20070827 | Product data sheet | - | 74LVC4066 v.1 |
| 74LVC4066 v.1 | 20030812 | Product specification | - | - |

14. Legal information

14.1 Data sheet status

| Document status[1][2] | Product status ^[3] | Definition |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

21 of 23

Quad bilateral switch

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

15. Contact information

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

16. Contents

| 1 | General description 1 |
|--------|---|
| 2 | Features and benefits 1 |
| 3 | Ordering information 2 |
| 4 | Functional diagram 2 |
| 5 | Pinning information 3 |
| 5.1 | Pinning |
| 5.2 | Pin description 3 |
| 6 | Functional description 4 |
| 7 | Limiting values 4 |
| 8 | Recommended operating conditions 5 |
| 9 | Static characteristics 5 |
| 9.1 | Test circuits6 |
| 9.2 | ON resistance 6 |
| 9.3 | ON resistance test circuit and graphs 8 |
| 10 | Dynamic characteristics 10 |
| 10.1 | Waveforms and test circuit 11 |
| 10.2 | Additional dynamic characteristics 12 |
| 10.2.1 | Test circuits 14 |
| 11 | Package outline 17 |
| 12 | Abbreviations 20 |
| 13 | Revision history 20 |
| 14 | Legal information 21 |
| 14.1 | Data sheet status 21 |
| 14.2 | Definitions 21 |
| 14.3 | Disclaimers |
| 14.4 | Trademarks 22 |
| 15 | Contact information 22 |
| 16 | Contents 23 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 23 November 2011 Document identifier: 74LVC4066

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP: 74LVC4066BQ-G 74LVC4066D