Nisshinbo Micro Devices Inc.

NA2202/2203/2204

Analog Front End with High Precision 16/20/24-Bit A-D Converter

FEATURES

- Supply Voltage Analog +2.7 to +5.5V (unipolar) or ±2.5V (bipolar) Digital +2.7 to +5.5V
- Ambient Operating Temperature -40°C to 125°C
- ADC Resolution 16/20/24-Bit (No missing codes)
- Data Rate 3.125 to 9.6ksps⁽¹⁾
- Input mode Differential : 4 inputs Single-ended : 8inputs⁽²⁾

Pseudo-differential 1V/V to 128V/V

- System Calibration for offset & gain drift
- 2.048V±20mV **Built-in Regulator**
- Built-In Oscillator 1.2288MHz±3% •
- 50Hz/60Hz

PGA

- **Rejection Mode Current Consumption** Analog 2.9mA (Normal Low Power Mode 0.9mA
 - Digital 0.26mA
- Conversion mode Single / Continuous **Excitation Current Source** 2 systems (0.1mA, 0.25mA, 0.5mA, 1.0mA)
 - Interface SPI
- CS (Chip Select)
- Error detection
- Package

- CRC8, Check Sum
- QFN4040-24-NB
- (1) Case of Continuous conversion. (Single conversion is 1/3 the data rate.)
- (2) PGA2 can be used only. (PGA1 cannot be used.) Eight channels of VIN1P, VIN1N, VIN2P, VIN2N, VIN3P, VIN3N, VIN4P and VIN4N can be used.

APPLICATIONS

- **Temperature Controller**
- Pressure sensors
- Flowmeters
- PLC
- **Digital Panel Mater**

GENERAL DESCRIPTION

NA2202/2203/2204 are C-MOS based high precision AFE with up to 128 times internal PGA (Programmable Gain Amplifier).

Internal 16/20/24-bit $\Delta\Sigma$ type A / D converter can perform conversion rates from 3.125sps to 9.6ksps. NA2202/2203/2204 have error detection. (CRC8 or

Check Sum.)

It is useful for noise applications.

It is also possible to turn off the CRC.

NA2202/2203/2204 support bipolar operation of analog supply voltage, for example AVDD is set in +2.5V and AVSS is in -2.5V. A negative voltage input is possible such as thermocouple.

Two matched excitation current sources supply the bias of pressure sensor, resistance temperature detectors, and so on.

The matching error between two excitation current sources is less than 1% in 3-sigma.

By using low power consumption mode, power consumption can be reduced to about 1/3 of normal operation.

The conversion data rate in the low power consumption mode operates at 1/4 of the normal operation.



QFN4040-24-NB 4.0 × 4.0 × 0.75(mm)

PRODUCT NAME INFORMATION

NA2202	NB	A E2 S
NA2203	NB	A E2 S
NA2204	NB	A E2 S

Description of configuration

Suffix	Item	Description			
NB Package code		Indicates the package. Refer to the order information.			
А	Version	Product version A: Specified value			
E2	Packing	Refer to the packing specifications.			
S	Grade	Indicates the quality grade.			

Grade


Grade	Usage	Operating Temperature Range	Test Temperature
S	General-purpose and Consumer application	−40°C to 125°C	25°C

ORDER INFORMATION

Product Name	Package	RoHS	Halogen- Free	Plating Composition	Weight (mg)	Quantity (pcs/reel)
NA2202NBAE2S	QFN4040-24-NB	Yes	Yes	Sn-2Bi	31	1,000
NA2203NBAE2S	QFN4040-24-NB	Yes	Yes	Sn-2Bi	31	1,000
NA2204NBAE2S	QFN4040-24-NB	Yes	Yes	Sn-2Bi	31	1,000



■ PIN DESCRIPTION



QFN4040-24-NB Pin Configuration

Pin No.	Pin Name	I/O	Description
1	VIN3P	Analog Input	Differential positive input 3 / Single-end input 5 / GPIO
2	VIN3N	Analog Input	Differential negative input 3 / Single-end input 6 / GPIO
3	VIN4P	Analog Input	Differential positive input 4 / Single-end input 7 / GPIO
4	VIN4N	Analog Input	Differential negative input 4 / Single-end input 8 / GPIO
5	STBY	Digital Input	Stand-by terminal (Normally connected to DGND)
6	REG	Power Supply	Internal Regulator Output. (Connected to 0.1µF capacitor between REG and DGND terminal. Prohibition of connection of IC to external circuit)
7	SCK	Digital Input	SPI SCK
8	SDI	Digital Input	SPI SDI
9	SDO/RDYB	Digital Input	SPI SDO/RDYB
10	CSB	Digital Input	SPI CSB
11	DGND	Digital GND	Digital GND
12	DVDD	Power Supply	Digital VDD
13	EXT	-	Pin for connecting Xtal (Recommended to connect a 4.9152MHz crystal unit)
14	XT	- / Digital Input	Pin for connecting Xtal / External CK input
15	OTP	GND	Connected AVSS
16	AVDD	Analog Power Supply	Analog positive power supply
17	AVSS	Analog GND	Analog negative power supply
18	INTVREF	Power Supply	VREF output voltage (Connected to 2.2µF capacitor between INTVREF and AVSS terminal.)
19	VREFN	REF Input	External negative reference voltage input (usually connected to AVSS)
20	VREFP	REF Input	External positive reference voltage input
21	VIN1P	Analog Input	Differential positive input 1 / Single-end input 1
22	VIN1N	Analog Input	Differential negative input 1 / Single-end input 2
23	VIN2P	Analog Input	Differential positive input 2 / Single-end input 3
24	VIN2N	Analog Input	Differential negative input 2 / Single-end input 4
-	EXT_PAD	-	Connected AVSS

Please refer to "TYPICAL APPLICATION CIRCUIT" or "APPLICATION NOTES" for details.



ABSOLUTE MAXIMUM RATINGS

	Symbol	Ratings	Unit
Analog Positive Supply Voltage	(AVDD-AVSS) _{abso}	7.0 ⁽³⁾	V
Analog Negative Supply Voltage	AVSSabso	-5.0 ⁽³⁾	V
Digital Supply Voltage	DVDD _{abso}	7.0 ⁽⁴⁾	V
Power Dissipation	PD	830 ⁽⁵⁾ /2100 ⁽⁶⁾	mW
Analog Input Voltage	VIA	(AVSS-0.3) to (AVDD+0.3) ⁽⁷⁾	V
Digital Input Voltage	Vid	-0.3 to (DVDD+0.3) ⁽⁷⁾	V
Operation Temperature Range	T _{opr}	-40 to +125	°C
Storage Temperature Range	T _{stg}	-40 to +150	°C

(3) The difference between the absolute maximum power supply voltage and the operating power supply voltage is small. Please be careful so that the operating power supply voltage does not exceed the absolute maximum supply voltage by spike voltage.

⁽⁴⁾ Digital Power Supply Voltage is DGND reference.

⁽⁵⁾ Mounted on glass epoxy board.

(114.3 x 76.2 x 1.57mm: based on EIA/JEDEC standard, 2Layers FR-4, with Exposed Pad) (6) Mounted on glass epoxy board

(114.3 x 76.2 x 1.6mm: based on EIA/JEDEC standard, 4Layers FR-4, with Exposed Pad)

⁽⁷⁾ Input pin is connected to the clamp diode to the power supply pin. When the input signal exceeds the supply rails 0.3V or more (below the DGND rail 0.3V or more), the input current must be limited to less than 10mA.

ABSOLUTE MAXIMUM RATINGS

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause permanent damage and may degrade the lifetime and safety for both device and system using the device in the field. The functional operation at or over these absolute maximum ratings is not assured.



ELECTRICAL CHARACTERISTICS

ELECTRICAL CHRACTERISTICS(Analog Input)

NA2202NBAE1S_NA2203NBAE1S_NA2204NBAE1S

Unless otherwise specified, all limits ensured for T_a = +25°C, AVDD = 5.0V, VREFP = 0.5 x (AVDD-AVSS)+AVSS, DVDD=5V, AVSS=0V, VREFN = 0V, DGND=0V, DR=400sps

Parameter	Symbol	Condition	MIN	TYP	MAX	UNIT
Analog Input 1 (PGA1 = unused, PGA2 = used, PGAIN2 = 1 or 2 or 4)						
Differential Input Voltage Range 1	VDIN1		-	±VREF / (PGAIN2)	-	V
Common Mode Input Voltage Range 1	VCIN1	PGAIN2 = 1	VSS+0.4 ⁽⁸⁾	-	AVDD	V
langet lange den en 4	ZIN1	FMOD = 614.4kHz PGAIN2 = 1	-	900	-	kΩ
Input Impedance 1	21111	FMOD = 614.4kHz PGAIN2 = 2 or 4	-	450	-	kΩ
Common Mode Rejection Ratio 1	CMRR1	PGAIN2 = 1	70	90	-	dB
Analog Input 2 (PGA1, 2 = used	l, PGAIN1 =	1 or 2 or 4 or 8 or 16 or 21.3	3 or 32 PGA	IN2=1 or 2 or 4	4)	
Differential Input Voltage Range2	VDIN2	PGAIN1 ≥ 2	-	(±VREF) / (PGAIN1 x PGAIN2)	-	V
Common Mode Input Voltage Range 2	VCIN2		AVSS+0.4	-	AVDD-0.5	V
Input Impedance 2	ZIN2		-	100	-	MΩ
Common Mode Rejection Ratio 2	CMRR2	PGAIN1 = 2 PGAIN2 = 1 CHOP = ON	70	90	-	dB

⁽⁸⁾ In case of VREFP=VDD, VREFN=AVSS condition, "Common Mode Input Voltage Range 1" is AVSS (Min.).

ELECTRICAL CHARACTERISTICS (Reference Voltage Input)

Unless otherwise specified, all limits ensured for $T_a = +25$ °C, AVDD = 5.0V, VREFP=5.0V, DVDD=5.0V, AVSS=0V, VREFN=0V, DGND = 0V

Parameter	Symbol	Condition	MIN	TYP	MAX	UNIT
Positive Reference Voltage	VREFP		(AVDD+AVSS) x0.4+AVSS	-	AVDD	V
Negative Reference Voltage	VREFN		AVSS	-	AVSS+2.2	V
Reference Voltage	VREF	VREF = VREFP - VREFN	(AVDD-AVSS) x0.4	(AVDD-AVSS) x0.5	AVDD-AVSS	V
Input Impedance 3	ZIN3	FMOD = 614.4kHz PGAIN2 = 1 or 2	-	450	-	kΩ
input impedance 5		FMOD = 614.4kHz PGAIN2 = 4	-	900	-	kΩ
Internal VREF Output	INTVREF	2.2µF capacitor between INTVREF and AVSS.	2.028+AVSS	2.048+AVSS	2.068+AVSS	V
Internal VREF TEMP Drift	INTVREF_TC		-	±25	-	ppm



ELECTRICAL CHARACTERISTICS (Internal Regulator, Bias Voltage)

\mathbf{T} is the second second second with the first term of the \mathbf{T}		
Unless otherwise specified, all limits ensured for 1	T _a = +25°C, AVDD = 5.0V, DVDD=5.0V, AVSS=0V, DGND = 0	v

					,		
	Parameter	Symbol	Condition	MIN	TYP	MAX	UNIT
	Output Voltage	REG	0.1µF capacitor between REG and DGND.	-	2.4	-	V
_	VCOM Voltage	VCOM		-	(AVDD- AVSS) x 0.5+AVSS	-	V

ELECTRICAL CHARACTERISTICS (Internal Oscillator)

Unless otherwise specified, all limits ensured for $T_a = +25^{\circ}C$, AVDD = 5.0V, DVDD=5.0V, AVSS=0V, DGND = 0V

Parameter	Symbol	Condition	MIN	TYP	MAX	UNIT
OSC Frequency	FOSC		1191.9	1228.8	1265.7	kHz

ELECTRICAL CHARACTERISTICS (Internal Temperature Sensor)

Unless otherwise specified, all limits ensured for $T_a = +25^{\circ}C$, AVDD = 5.0V, DVDD=5.0V, AVSS=0V, DGND = 0V

	Parameter	Symbol	Condition	MIN	TYP	MAX	UNIT
_	Sensor Voltage	VTEMP	TEMPP-TEMPN Ta=25°C	-	0.74	-	V
	Sensitivity	TSLOPE		-	-1.7	-	mV/°C

ELECTRICAL CHARACTERISTICS (Excitation Current Source)

Unless otherwise specified, all limits ensured for $T_a = +25^{\circ}C$, DVDD = 5.0V, DGND = 0V

Parameter	Symbol	Condition	MIN	TYP	MAX	UNIT
Output Current 1	IEX1 ⁽⁹⁾		-	0.10, 0.25, 0.50, 1.00	-	mA
Output Current 2	IEX2 ⁽⁹⁾		-	0.10, 0.25, 0.50, 1.00	-	mA
Absolute Value Deviation 1	IEX1_E	(Measured Value – IEX1) / IEX1 x 100	-	-	±10	%
Absolute Value Deviation 2	IEX2_E	(Measured Value – IEX2) / IEX2 x 100	-	-	±10	%
Matching Error	IEX_ME	IEX1 = IEX2 = 1mA, (IEX2 - IEX1) / IEX1 x 100	-	-	±1	%
Temperature Drift 1	IEX1_TD	Ta = 25 to 125℃ (IEX125 - IEX25) / IEX25 x 10 ^ 6 / (125 - 25) ⁽¹⁰⁾	-	±100	-	ppm /°C
Temperature Drift 2	IEX2_TD	Ta = 25 to 125℃ (IEX125 - IEX25) / IEX25 x 10 ^ 6 / (125 - 25) ⁽¹⁰⁾	-	±100	-	ppm /°C
Temperature Drift Matching Error	IEX_TD_ME	IEX2_TD - IEX1_TD (11)	-	±10	-	ppm /°C
Compliance Voltage	VCOMP		-	AVDD-0.8	-	V

⁽⁹⁾ IEX1 -> Measured value of Excitation current source 1.

IEX2 -> Measured value of Excitation current source 2.

⁽¹⁰⁾ IEX25 -> Measured value at 25°C.

IEX125 -> Measured value at 125°C.

⁽¹¹⁾ IEX1_TD -> Temperature Drift of Excitation current source 1.

IEX2_TD -> Temperature Drift of Excitation current source 2.



ELECTRICAL CHARACTERISTICS (Burn Out Current Source)

Unless otherwise specified, all limits ensured for $T_a = +25$ °C, AVDD=5C,	DVDD = 5.0V AVSS=0V DGND = 0V
$C_{11} = 120$ C, $A_{11} = 120$ C, $A_{12} = 120$ C, $A_{12} = 120$ C, $A_{12} = 120$ C,	D V D D = 5.0 V, A V 55 = 0 V, D G N D = 0 V

Parameter	Symbol	Condition	MIN	TYP	MAX	UNIT
Burn Out Current Sink	IBURNP		-	10.0	-	μA
Burn Out Current Source	IBURNN		-	10.0	-	μA

ELECTRICAL CHARACTERISTICS (Programmable Gain Amplifier)

Unless otherwise specified, all limits ensured for $T_a = +25$ °C, AVDD=5.0V, DVDD=5V, AVSS=0V, DGND=0V

Parameter	Symbol	Condition	MIN	TYP	MAX	UNIT
PGA1 Gain	PGAIN1		-	1, 2, 4, 8, 16, 21.33, 32	-	V/V
PGA2 Gain	PGAIN2		-	1, 2, 4	-	V/V

ELECTRICAL CHARACTERISTICS (Analog to Digital Convertor)

Unless otherwise specified, all limits ensured for $T_a = 25^{\circ}C$, DVDD = 5V, VREFP = 0.5 x (AVDD-AVSS)+AVSS, DVDD=5V, AVSS=0V, VREFN = 0V, DGND=0V, PGAIN1 = PGAIN2 = 1, VCIN2 = 0.5 x (AVDD-AVSS)+AVSS

Parameter	Symbol	Condition	MIN	TYP	MAX	UNIT
		NA2202 No missing codes ⁽¹²⁾	16	-	-	Bit
Resolution	N	NA2203 No missing codes ⁽¹²⁾	20	-	-	Bit
		NA2204 No missing codes ⁽¹²⁾	24	-	-	Bit
Data Rate	DR		R	efer to Tabl	е	sps
Clock Frequency	FMOD (MDCK)	FMOD = FOSC / 2	596.0	614.4	632.8	kHz
Integral Non Linearity	INL	best-fit-line method ⁽¹³⁾ VREFP = 5.0V PGAIN1 = 2	-	±10	±40	ppm
Offset Error	OE	PGAIN1 = 32 PGAIN2 = 4 DR = 400sps CHOP = ON	-	±1	±2	μV
	GE	PGAIN = 1 to 32 PGAIN = 1	-	±0.5	±2.0	%
Gain Error	GE	PGAIN1 = 32 PGAIN2 = 2 to 4	-	±0.5	±3.0	%
Noise Free Bit ⁽¹²⁾⁽¹⁴⁾	NFB		R	efer to Tabl	e	Bit

⁽¹²⁾ This parameter is not production tested.

⁽¹³⁾ Guaranteed by design evaluation and several points test

⁽¹⁴⁾ NFB represents the ADC output code variations 6.6σ with the differential input shorted.

The specifications for noise-free bits are defined by the conversion data rate and the PGA gain setting.

(See Table for NA2202/2203/2204 Effective Resolution and NFB)



ELECTRICAL CHARACTERISTICS (Power Supply / Supply Current)

Unless otherwise specified, all limits ensured for Ta = 25°C, AVDD = 5.0V, VREFP = 0.5 x (AVDD-AVSS)+AVSS, DVDD=5V, AVSS=0V, VREFN = 0V, DGND = 0V

Parameter	Symbol	Condition	MIN	TYP	MAX	UNIT
Analog Power Supply Voltage	AVDD-AVSS	AVDD <u>></u> 1.35V	2.7	5.0	5.5	V
Analog Negative Power Supply Voltage	AVSS		-2.75	-	0	V
Digital Power Supply Voltage	DVDD		2.7	5.0	5.5	V
Analog Supply Current	IDD _{ana}	PGA1 OFF	-	1.9	2.4	mA
Normal Mode	IDDana	PGA1 ON	-	2.9	3.6	mA
Digital Supply Current		PGA1 OFF	-	0.26	0.35	mA
Normal Mode	IDD _{dig}	PGA1 ON	-	0.26	0.35	mA
Analog Supply Current	IDD	PGA1 OFF	-	0.6	0.9	mA
Low Power Mode	LOWana	PGA1 ON	-	0.9	1.2	mA
Digital Supply Current	IDD	PGA1 OFF	-	0.26	0.35	mA
Low Power Mode	LOW _{dig}	PGA1 ON	-	0.26	0.35	mA
Analog Supply Current Sleep Mode	IDDSLPana		-	0.14	0.26	mA
Digital Supply Current Sleep Mode	IDDSLPdig		-	0.14	0.27	mA
Supply Current Standby Mode	IDD _{STBY}	STBY = DVDD	-	-	1.0	μA

ELECTRICAL CHARACTERISTICS (GPIO)

Unless otherwise specified, all limits ensured for Ta = 25°C, AVDD = 5V, DVDD = 5V, AVSS = 0V, DGND = 0V

Parameter	Symbol	Condition	MIN	TYP	MAX	UNIT
High-Level Input Voltage	V _{gpio-ih}		0.7 x (AVDD- AVSS)+AVSS	-	AVDD	V
Low-level input voltage	V _{gpio-il}		AVSS	-	0.3x(AVDD- AVSS)+AVSS	V
High-Level Output	M	AVDD-AVSS=4.5 to 5.5V Igpio-oh_max=24mA	0.8x(AVDD- AVSS)+AVSS	-	AVDD	V
Voltage	$V_{gpio-oh}$	AVDD-AVSS=2.7 to 4.5V I _{gpio-oh} _max=10mA	0.8x(AVDD- AVSS)+AVSS	-	AVDD	V
Low-Level Output		AVDD-AVSS=4.5 to 5.5V Igpio-ol_max=24mA	AVSS	-	0.2x(AVDD- AVSS)+AVSS	V
Voltage	V _{gpio-ol}	AVDD-AVSS=2.7 to 4.5V I _{gpio-ol_} max=10mA	AVSS	-	0.2x(AVDD- AVSS)+AVSS	V



ELECTRICAL CHARACTERISTICS (XT/EXT)

Unless otherwise specified, all limits ensured for Ta = 25°C, AVDD = 5V, DVDD = 5V, AVSS = 0V, DGND = 0V

Parameter	Symbol	Condition	MIN	TYP	MAX	UNIT
High-Level Input Voltage	V _{xt-ih}		0.7 x DVDD	-	DVDD	V
Low-level input voltage	V _{xt-il}		DGND	-	0.3xDVDD	V
High-Level Output	M	AVDD-AVSS=4.5 to 5.5V I _{gpio-oh} _max=1.5mA	0.8xDVDD	-	DVDD	V
Voltage	V _{ext-oh}	AVDD-AVSS=2.7 to 4.5V Igpio-oh_max=0.3mA	0.8xDVDD	-	DVDD	V
Low-Level Output	M	AVDD-AVSS=4.5 to 5.5V I _{gpio-ol_} max=3mA	DGND	-	0.2xDVDD	V
Voltage	Vext-ol	AVDD-AVSS=2.7 to 4.5V I _{gpio-ol_} max=1mA	DGND	-	0.2xDVDD	V

ELECTRICAL CHARACTERISTICS (with Out GPIO)

Unless otherwise specified, all limits ensured for Ta = 25°C, DVDD = 5V, DGND = 0V


Parametere	Symbol	Condition	MIN	TYP	MAX	UNIT
High-Level Input Voltage	V _{ih}	DVDD=2.7 to 5.5V	0.8xDVDD	-	DVDD	V
Low-level input voltage	V _{xt-il}	DVDD=2.7 to 5.5V	DGND	-	0.2xDVDD	V
High-Level Output Voltage	V _{ext-oh}	DVDD=2.7 to 5.5V I _{apio-oh} _max=8mA	0.8xDVDD	-	DVDD	V
Low-Level Output Voltage	V _{ext-ol}	DVDD=2.7 to 5.5V I _{gpio-ol} _max=8mA	DGND	-	0.2xDVDD	V



ELECTRICAL CHARACTERISTICS (Serial Peripheral Interface)

Parameter	Symbol	MIN	TYP	MAX	UNIT
SPI clock frequency	f _{sck}	-	-	5	MHz
Setup time, CSB falling edge to first SCK rising edge	t1	15	-	-	nsec
Hold time, final SCK falling edge to CSB rising edge	t2	15	-	-	nsec
Pulse duration, SCK high	t3	80	-	-	nsec
Pulse duration, SCK low	t4	80	-	-	nsec
Setup time, SDI input data valid before SCK falling edge	t5	15	-	-	nsec
Hold time, SDI input data valid after SCK falling edge	t6	15	-	-	nsec
Setup time, CSB falling edge to SDO / RDYB output data	t7	0	-	30	nsec
Setup time, SCK rising edge to SDO / RDYB output data	t8	0	-	40	nsec
Hold time, SCK falling edge of LSB to SDO / RDYB output data	t9	10	-	50	nsec
Setup time, CSB rising edge to SDO / RDYB changing to HiZ	t10	0	-	30	nsec
Reset time	t _{rstw}	-	-	400	nsec

The SPI AC timing is shown in the figure below. It is the communication of 5Mbps at the highest speed.
Capacitance Load of SDO / RDYB terminal is assumed to 40pF



SPI AC timing



REGISTER DESCRIPTION

NA2202/2203/2204 has register (list shown below) which can access it through SPI bus. Registers with different data lengths (2 to 3 bytes) are assigned to 4-Bit register address (0x0 to 0xF).

REGISTER	REGISTER		_ength /te]	
ADDRESS	NAME	NA2203/2204	NA2202	
0x0	CTRL	2-Byte	(16-Bit)	
0x1	ADCDATA	3-Byte (24-Bit)	2-Byte (16-Bit)	
0x2	IEXCONF	2-Byte	(16-Bit)	
0x3	AFECONF	2-Byte	(16-Bit)	
0x4	CLKCONF	2-Byte	(16-Bit)	
0x5	GPIOCTRL0	2-Byte (16-Bit)		
0x6	GPIOCTRL1	2-Byte	(16-Bit)	
0x7	OPTION	2-Byte	(16-Bit)	
0x8	GAIN1	3-Byte (24-Bit)	2-Byte (16-Bit)	
0x9	GAIN2	3-Byte (24-Bit)	2-Byte (16-bit)	
0xA	-	3-Byte (24-Bit)	2-Byte (16-Bit)	
0xB	-	3-Byte (24-Bit)	2-Byte (16-Bit)	
0xC	OFFSET1	3-Byte (24-Bit)	2-Byte (16-bit)	
0xD	OFFSET2	3-Byte (24-Bit)	2-Byte (16-Bit)	
0xE	-	3-Byte (24-Bit)	2-Byte (16-Bit)	
0xF	-	3-Byte (24-Bit)	2-Byte (16-Bit)	

< View of the register table>

	REGISTER NAME								
BIT	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
BIT NAME									
R/W									
RESET									

R / W: Bit of attribute (Write or Read)

- R (Read Only) : Read only

- W (Write Only) : Write only (At the time of read, return "0".)

- RW (Read Write) : Read & Write

- RC (Read / Write 1 to Clear bit) : Read returns the register value.

Writing 1 clears the bit to 0. Writing 0 does not affect the operation.

Reset: Reset value in register

Set to the reset value by SPI reset command and power-on reset.



REGISTER DESCRIPTION

CTRL Register

	Register Address: 0x0							
	CTRL							
BIT	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]
BIT NAME		CHS	SELN		CHSELP			
R/W		R	W		RW			
RESET		0:	x4		0x0			
BIT	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
BIT NAME	RDYCNT		RDYB	OV	MODE			
R/W	F	२	R	R	RW			
RESET	0:	k0	1	0		0>	(0	

BIT	BIT NAME	FUNCTION
[15:12]	CHSELN	Analog input channel setting of negative side. Refer the below table: CHSELP / CHSELN Register.
[11:8]	CHSELP	Analog input channel setting of positive side. Refer the below table: CHSELP / CHSELN Register.
[7:6]	RDYCNT	Modulo operation counter. 2-Bit modulo operation counter that adds 1 each time the ADCDATA resister is updated.
[5]	RDYB	 Data ready flag. When conversion data is updated, this bit is set to "0". When ADCDATA read, this bit set to "1". 0: Conversion completion 1: Conversion non-completion
[4]	ov	Overflow flag. When conversion data is overflow, this bit is set to "1". When ADCDATA read, this bit is set to "0". 0: Valid 1: Overflow (Invalid)
[3:0]	MODE	Operation mode setting. When this bit is "write", sets the operation mode of ADC. When this bit is "read", returns the current configuration state. Refer the below table : MODE Register

Table 1 CHSELP Bit

CHSELP	Positive
0x0	VIN1P
0x1	VIN1N
0x2	VIN2P
0x3	VIN2N
0x4	VIN3P
0x5	VIN3N
0x6	VIN4P
0x7	VIN4N
0x8	INTVREF
0x9	AVSS
0xA	VREFP
0xB	VREFN
0xC	TEMPP
0xD	TEMPN
0xE	AVDD
0xF	VCOM

CHSELN Bit

CHSELN	Negative
0x0	VIN1P
0x1	VIN1N
0x2	VIN2P
0x3	VIN2N
0x4	VIN3P
0x5	VIN3N
0x6	VIN4P
0x7	VIN4N
0x8	INTVREF
0x9	AVSS
0xA	VREFP
0xB	VREFN
0xC	TEMPP
0xD	TEMPN
0xE	AVDD
0xF	VCOM



Datasheet

NA2202/2203/22)4
----------------	----

MODE	Operation	Processing
0x0	Idle	Waiting state of conversion operation or calibration
0x1		Setting the state of low power consumption which conversion operation or
	Sleep	calibration is available.
		Start-up time is inserted automatically before conversion operation.
		Convert once the input channel that is selected in the CHSELP / N.
0x2	Single conversion	After the conversion, the operation is "Idle (0x0)" state.
		Using the value of the "OFFSET1, 2" register.
		Convert continuous the input channel that is selected in the CHSELP / N.
0x3	Continuous conversion	Until the operation is set to "Idle (0x0)", conversion will continue.
		Using the value of the "OFFSET1, 2" register.
0x4	Single conversion	This is the same as "Single conversion (0x2)", but the data rate is 1/2.
0,4	+ CHOP	Not using the value of the "OFFSET1, 2" register.
0x5	Continuous conversion	This is the same as "Continuous conversion (0x3)", but the data rate is 1/3
	+ CHOP	Not using the value of the "OFFSET1, 2" register.
		This is the same as "Single conversion (0x2)", but the data rate is 1/2.
0x6	Single conversion	Not using the value of the "OFFSET1, 2" register.
0.00	+ CHOP + IEX CHOP	CHOP operation is valid. The connection channel of IEX1 and IEX2 is
		switched in conjunction with the CHOP operation.
		This is the same as "Continuous conversion (0x3)", but the data rate is 1/3
0x7	Continuous conversion	Not using the value of the "OFFSET1, 2" register.
UXI	+ CHOP + IEX CHOP	CHOP operation is valid. The connection channel of IEX1 and IEX2 is
		switched in conjunction with the CHOP operation.
0x8	Not used ⁽¹⁵⁾	-
0x9	Not used ⁽¹⁵⁾	-
0xA	Not used ⁽¹⁵⁾	-
0xB	Not used ⁽¹⁵⁾	-
0xC	Calibration system offset	Input is selected by CHSELP / N, system offset is calibrated.
0xD	Calibration system gain	Input is selected by CHSELP / N, system gain is calibrated.
0xE	Not used ⁽¹⁵⁾	-
0xF	Boot	Read only. It shows the state from the reset to change to "Idle (0x0)".
UXF	DUUL	After the initial setting, automatically shifts to the "Idle (0x0)".

⁽¹⁵⁾ Please do not absolutely use the "Not used" code. It will be the cause of failure.



ADCDATA Register <NA2202>

Register Address 0x1								
	ADCDATA							
BIT	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]
BIT NAME	ADCDATA							
R/W	R							
RESET	- ·							
BIT	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
BIT NAME	ADCDATA							
R/W	R							
RESET				-				

BIT	BIT NAME	FUNCTION
[15:0]	ADCDATA	Store the converted data of the ADC. ⁽¹⁶⁾ Conversion data is expressed as a signed 16-bit. - When the input voltage is negative full-scale, the output is 0x8000 - When the input voltage is zero, the output is 0x0000 - When the input voltage is positive full-scale, the output is 0x7FFF. (in decimal -32768 to +32767)

⁽¹⁶⁾ Relationship of conversion data ADCDATA and the analog input voltage V_{in} is as the following equation. (It assumed that the offset error and gain error are zero.)

$$ADCDATA = \frac{V_{in}}{2 \times VREF} \times PGAIN 1 \times PGAIN 2 \times 2^{16} = \frac{V_{in}}{VREF} \times PGAIN 1 \times PGAIN 2 \times 2^{15}$$

ADCDATA Register <NA2203>

Register Address 0x1								
		ADCDATA						
BIT	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
BIT NAME				ADCI	DATA			
R/W				F	र			
RESET F					-			
BIT	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]
BIT NAME				ADCI	DATA			
R/W				F	र			
RESET					•			
BIT	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
BIT NAME	ADCDATA -							
R/W	R					F	र	
RESET		-				0>	k 0	

BIT	BIT NAME	FUNCTION
[23:4]	ADCDATA	Store the converted data of the ADC. ⁽¹⁶⁾ Conversion data is expressed as a signed 20-bit. - When the input voltage is negative full-scale, the output is 0x80000 - When the input voltage is zero, the output is 0x00000 - When the input voltage is positive full-scale, the output is 0x7FFFF. (in decimal -524288 to +524287)

⁽¹⁶⁾ Relationship of conversion data ADCDATA and the analog input voltage Vin is as the following equation. (It assumed that the offset error and gain error are zero.)

$$ADCDATA = \frac{V_{in}}{2 \times VREF} \times PGAIN 1 \times PGAIN 2 \times 2^{20} = \frac{V_{in}}{VREF} \times PGAIN 1 \times PGAIN 2 \times 2^{19}$$



ADCDATA Register <NA2204>

Register Address 0x1									
	ADCDATA								
BIT	[23]		[22]	[21]	[20]	[19]	[18]	[17]	[16]
BIT NAME					ADC	DATA			
R/W						R			
RESET						-			
BIT	[15]		[14]	[13]	[12]	[11]	[10]	[9]	[8]
BIT NAME	ADCDATA								
R/W	R								
RESET	-								
BIT	[7]		[6]	[5]	[4]	[3]	[2]	[1]	[0]
BIT NAME	ADCDATA								
R/W	R								
RESET	-								
BIT		BIT	NAME			榜	Ě 能		
		Store the converted data of the ADC ⁽¹⁶⁾							

BIT	BIT NAME	機能
[23:0]	ADCDATA	Store the converted data of the ADC. ⁽¹⁶⁾ Conversion data is expressed as a signed 24-bit. - When the input voltage is negative full-scale, the output is 0x800000 - When the input voltage is zero, the output is 0x000000 - When the input voltage is positive full-scale, the output is 0x7FFFFF. (in decimal -8388608 to +8388607)

⁽¹⁶⁾Relationship of conversion data ADCDATA and the analog input voltage Vin is as the following equation. (It assumed that the offset error and gain error are zero.)

$$ADCDATA = \frac{V_{in}}{2 \times VREF} \times PGAIN 1 \times PGAIN 2 \times 2^{24} = \frac{V_{in}}{VREF} \times PGAIN 1 \times PGAIN 2 \times 2^{23}$$



IEXCONF Register

	Register Address: 0x2														
					-	r	T								
BIT	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]							
BIT NAME		-		X2C	IEX2_EN		IEX2SW								
R / W	RW	-		RW	RW		RW								
RESET	0	-		0x0	0		0x0								
BIT	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]							
BIT NAME		-		X1C	IEX1_EN		IEX1SW								
R / W	RW	-		RW	RW		RW								
RESET	0	-		0	0		0x0								
BIT	BIT NAME				FUNCTION	١									
		Conditio	on setting of	IEX2 at sleep	mode by AUTC	SLP bit = "1"	of OPTION reg	gister.							
[4][]			C C	·	•			-							
[15]	IEX2SLP	0: IEX	0: IEX2 current depends on IEX2C												
		1: IEX													
[14]	-	-													
		Current	setting of IE	X2.											
			0												
		0x0: 1	00µA												
[13:12]	IEX2C	0x1: 2	50µA												
		0x2: 5	00µA												
		0x3: 1													
			x7: Not used												
		Setting	ON / OFF of	IEX2.											
[11]	IEX2_EN														
[,,]			2 OFF (Ope	n)											
		1: IEX	1: IEX2 ON												
		Connec	nection setting of IEX2.												
[10:8]	IEX2SW		N1P 0x4: V												
[10:0]	12/12011		N1N 0x5: V												
			N2P 0x6: V												
			N2N 0x7: V												
		Conditio	on setting of	IEX1 at sleep	mode by AUTC	SLP bit = "1"	of OPTION reg	gister.							
[7]	IEX1SLP				•										
				pends on IEX1	C										
101		1: IEX	1 OFF												
[6]	-	-		VA											
			setting of IE	X1.											
		0x0: 1													
[5:4]	IEX1C	0x1: 2													
-		0x2: 5 0x3: 1	mΔ												
			ma)x7: Not use	u (15)											
			ON / OFF of												
		Setting	UN OFF U												
[3]	IEX1_EN		1 OFF (Ope	n)											
		1: IEX		·· <i>·</i> /											
		Connec	tion setting o	of IEX1.											
			5												
[2:0]	IEX1SEL		N1P 0x4: V												
[2.0]	IEAISEL	0x1: VII	N1N 0x5: V	'IN3N											
			N2P 0x6: V												
		0x3: VI	N2N 0x7: V	'IN4N											

⁽¹⁵⁾ Please do not absolutely use the "Not used" code. It will be the cause of failure.



AFECONF Register

			Re	egister Addres										
				AFECON	-									
BIT	[15]	[14]	[13]	[12]	[11		[10]	[9]	[8]					
BIT NAM		-	-	-	BCD		BCEN	TEMPEN	INTVREFEN					
R / W	RW	-	-	-	RV		RW	RC	RW					
RESET	0	-	-	-	0		0	0	0					
BIT	[7]	[6]	[5]	[4]	[3]		[2]	[1]	[0]					
BIT NAM				GAIN[1:0]	PGA1			PGA1GAIN[2	:0]					
R / W	RV			RW	RV	V		RW						
RESET	0x	0		0x0	0			0x0						
BIT	BIT NAME				FL	INCTIO	N							
[15]	LPWEN	ADC CLKI 0: No 1: Lo	Low power setting. ADC operating clock frequency (FMOD) becomes FMOD = FOSC / 4 regardless of CLKDIV setting. D: Normal mode I: Low power mode											
[14:12]	-	-		P. 12 10										
		Burn	out current of	direction setting		_								
		_		Burn out curre				_						
[11]	PCDIR		BCEN	BCDIR	INPU		INPUTN							
	-		0	<u>X</u>	Of	-	Off							
			1	0	Sour Sin		Sink Source							
			1											
[10]	BCEN			operation settir e. Xx (Burn οι										
[9]	TEMPEN	Interi 0: Ir	nal TEMP se iternal TEMF	etting P OFF			ut are valid.							
[8]	INTVREFEN	It is r volta conn 0:												
		ADC		oltage setting. REFSEL Regis	ster									
		VE	EFSEL[1:0]	REF		F	REFN							
[7:6]	VREFSEL		0x0	VREF			REFN							
[1.0]	THE OLL		0x0 0x1	INTVR			AVSS							
			0x1	VIN4			/IN4N							
			0x2 0x3	AVD			AVSS							
[5:4]	PGA2GAIN	0x0: 0x1: 0x2: 0x3:	setting of P0 PGAIN2= PGAIN2= PGAIN2= Use prohi	GA2 setting 1 2 4 ibition ⁽¹⁵⁾										
[3]	PGA1EN	0: F 1: F	Gain setting of PGA1 0: PGA1 OFF (PGA1 is power down mode. Input signal to ADC.) 1: PGA1 ON											
[2:0]	PGA1GAIN	0x0: 0x1: 0x2: 0x3: 0x4: 0x5: 0x6:	Gain of PGA1 setting 0x0: PGAIN1=1 0x1: PGAIN1=2 0x2: PGAIN1=4 0x3: PGAIN1=8 0x4: PGAIN1=16 0x5: PGAIN1=21.33 0x6: PGAIN1=32 0x7: Use prohibition ⁽¹⁵⁾											

⁽¹⁵⁾ Please do not absolutely use the "Not used" code. It will be the cause of failure.



CLKCONF Register

			Reg	gister Address:	0x4									
				CLKCONF										
BIT	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]						
BIT NAME	-	CLKSEL	C	LKDIV		REJ		SR						
R/W	-	RW		RW	F	RW	W							
RESET	-	0		0x0)x0	0:	k3						
BIT	[7]	[6]	[5]	[4]	[3] SR	[2]	[1]	[0]						
BIT NAME														
R/W					W									
RESET				0x	FF									
BIT	BIT NAME		FUNCTION											
[15]	-	-	- Setting of the ADC clock source.											
[14]	CLKSEL	time dif 0: Inte FOSC clock. 1: Exte System is nece switchil	 The clock selection mode must wait for a given clock start-up time. The clock start-up time differs between internal and external clock selection. 0: Internal oscillator (FOSC=1.2288MHz at typical) FOSC is system clock it is necessary to interval over 100µsec after switching the internal clock. 1: External clock (XT/EXT terminals) System clock frequency fsys is 1/4 of a crystal resonator frequency fext (fsys = fext/4) It is necessary to interval over stabilization time of external clock circuit + 1msec after switching the external clock. 											
		Normal		Clock frequency CD= fsys/2, Low	Power Mode									
				0		fsys/2								
			•	1		fsys/4								
[13:12]	CLKDIV		0	2		fsys/8								
				3	f	sys/16								
				0		-sys/8								
			1	1		sys/16								
			1	2		prohibition								
				3	Use	prohibition								
				ck frequency)										
[11:10]	REJ	This bit 0: Norn 1: 50Hz 2: Use		ction mode		3F or 0x17F or	0x2FF.							
[9:0]	OSR		mpling ratio											

⁽¹⁵⁾ Please do not absolutely use the "Not used" code. It will be the cause of failure. Data rate is derived by the following equation. It will be the data rate of a single conversion.

$$DR = F_{OSC} \times \frac{1}{64 \times (OSR[9:0]+1)} \times \frac{1}{2^{(CLKDIV[1:0]+1)}} \times \frac{1}{3} = F_{OSC} \times \frac{1}{OSR} \times \frac{1}{2^{(CLKDIV[1:0]+1)}} \times \frac{1}{3}$$

If FOSC is 1.288MHz of (TYP.) conversion data rate will be set in the table below.

OSR		Data Rate [s	sps]	
	CLKDIV=0(Recommend)	CLKDIV=1(*)	CLKDIV=2(*)	CLKDIV=3(*)
65536	0.003125k	0.0015625k	0.00078125k	0.000390625k
8192	0.025k	0.0125k	0.00625k	0.003125k
1024	0.2k	0.1k	0.05k	0.025k
128	1.6k	0.8k	0.4k	0.2k

^(*) Design guarantee.



GPIOCTRL0 Register

			Register Ad	dress: 0x5										
			GPIOC	TRL0										
BIT	[15]	[14]	[13] [12	2]	[11]	[10]	[9]	[8]						
BIT NAM	E			DR										
R/W				RW										
RESET				0X00										
BIT	[7]	[6]	[5] [4]	[3]	[2]	[1]	[0]						
BIT NAM	E			PORTOU	Т									
R / W		RW												
RESET	•			0x00										
BIT	BIT NAME	BIT NAME FUNCTION												
[15:8]	DR	0: Set th 1: Output Port - - VIN3P VIN3N VIN4P VIN4N *These for	-PORTOUT[0]DR[0]PORTIE[0]PORTIN[0]-PORTOUT[1]DR[1]PORTIE[1]PORTIN[1]-PORTOUT[2]DR[2]PORTIE[2]PORTIN[2]-PORTOUT[3]DR[3]PORTIE[3]PORTIN[3]VIN3PPORTOUT[4]DR[4]PORTIE[4]PORTIN[4]VIN3NPORTOUT[5]DR[5]PORTIE[5]PORTIN[5]VIN4PPORTOUT[6]DR[6]PORTIE[6]PORTIN[6]VIN4NPORTOUT[7]DR[7]PORTIE[7]PORTIN[7]											
[7:0]	PORTOUT	*These for terminals can use for GPIO: VIN3P, VIN3N, VIN4P, VIN4N Set to logic output level of GPIO internal when the customer uses analog input termin as a GPIO output												


GPIOCTRL 1 Register

BIT	[15]	[4 4]		GPIOCTRL1											
BIT	[15]	[4 4]	GPIOCTRL1												
DIT															
BIT NAME	PORTIE														
R/W	RW														
RESET	0x00														
BIT	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]							
BIT NAME				PORT	IN										
R/W				R											
RESET				0x0)										
<u>.</u>															

1: High level output

BIT	BIT NAME	FUNCTION
[15:8]	PORTIE	Set to input of GPIO terminal when the customer uses analog input terminal as a GPIO input 0: Analog Input 1: Logic Input
[7:0]	PORTIN	Return the logic level of GPIO terminal.





OPTION Register

			Re	gister Address: 0	x7										
				OPTION											
BIT	[15]	[15] [14] [13] [12] [11] [10] [9] [8]													
BIT NAME		CHIPID													
R/W		R													
RESET		0xA1/ 0xA2/ 0xA3													
BIT	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]							
BIT NAME			CHIPREV		CEN	10DE	CE	AUTOSLP							
R/W			R		R	W	RC	RW							
RESET			0x1		0	x0	0	1							

BIT	BIT NAME	FUNCTION
[15:8]	CHIPID	Used to identify the chip NA2202: 0xA1 NA2203: 0xA2 NA2204: 0xA3
[7:4]	CHIPREV	Used to revision the chip
[3:2]	CEMODE	SPI communication error mode setting 0: No use 1: Use prohibition 2: CRC8 3: Check Sum
[1]	CE	The communication error can be detected if CE MODE[1:0] is set to 2 (CRC8) or 3 (Check Sum) 0: No communication error 1: Communication error (Sticky bit)
[0]	AUTOSLP	 When MODE[3:0] is idle (0x0), set to ON / OFF of analog block 0: ON(Wait) 1: OFF(Power down) When the customer changes AUTOSLP from 1 to 0, conversion start is necessary to start-up time of the analog block.



GAIN1 / GAIN2 Register <NA2202>

	Register Address: 0x8, 0x9															
		GAIN1 / GAIN2														
BIT	[15]	[15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] [4] [3] [2] [1] [0]												[0]		
BIT NAME		GAIN														
R/W								R	W							
RESET		0x00														

BIT	BIT NAME	FUNCTION
		Gain coefficient derived in gain calibration. Gain coefficient is 16-bit unsigned coefficient.
[15:0]	GAIN	The customer can do external writing gain coefficient, when operation mode setting is idle status of MODE=0x0 only. Please set to "0" AUTOSLP bit of OPTION0 register. It is necessary to interval over 10 μ sec when the customer writes the gain
		coefficient on this register via SPI.

GAIN1 / GAIN2 Register <NA2203>

	Register Address:0x8, 0x9																			
		GAIN1 / GAIN2																		
BIT	[23]	3] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] [4] [3] [2] [1] [0]														[0]				
BIT NAME		GAIN															-			
R/W		RW													R					
RESET	0x80									0x00						0x0				

BIT	BIT NAME	FUNCTION
		Gain coefficient derived in gain calibration. Gain coefficient is 20-bit unsigned coefficient.
[23:4]	GAIN	The customer can do external writing gain coefficient, when operation mode setting is idle status of MODE=0x0 only. Please set to "0" AUTOSLP bit of OPTION0 register. It is necessary to interval over 10 µsec when the customer writes the gain coefficient on this register via SPI. Lower 4-bit have not register. (20-bit MSB first)

GAIN1 / GAIN2 Register <NA2204>

Register Address: 0x8, 0x9																							
	GAIN1 / GAIN2																						
[23]	[22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] [4] [3] [2] [1] [0]																						
	GAIN																						
										F	RM												
	0x80 0x00 0x0																						
	[23]	[23] [22]	[23] [22] [21]				[23] [22] [21] [20] [19] [18] [17]	[23] [22] [21] [20] [19] [18] [17] [16]	[23] [22] [21] [20] [19] [18] [17] [16] [15]	[23] [22] [21] [20] [19] [18] [17] [16] [15] [14]	GAIN1 [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] G F	GAIN1 / GA [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] GAIN RW	GAIN1 / GAIN2 [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] GAIN RW	GAIN1 / GAIN2 [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] GAIN RW	GAIN1 / GAIN2 [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] GAIN RW	GAIN1 / GAIN2 [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] [8] GAIN RW	GAIN1 / GAIN2 [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] [8] [7] GAIN RW	GAIN1 / GAIN2 [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] [8] [7] [6] GAIN RW	GAIN1 / GAIN2 [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] GAIN RW	GAIN1 / GAIN2 [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] [4] GAIN RW	GAIN1 / GAIN2 [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] [4] [3] GAIN RW	GAIN1 / GAIN2 [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] [4] [3] [2] GAIN RW	GAIN1 / GAIN2 [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] [4] [3] [2] [1] GAIN RW

BIT	BIT NAME	FUNCTION
[23:0]	GAIN	Gain coefficient derived in gain calibration. Gain coefficient is 24-bit unsigned coefficient. The customer can do external writing gain coefficient, when operation mode setting is idle status of MODE=0x0 only. Please set to "0" AUTOSLP bit of OPTION0 register. It is necessary to interval over 10 µsec when the customer writes the gain coefficient on this register via SPI.



OFFSET1 / OFFSET2 Register <NA2202>

	Register Address: 0xC, 0xD												
	OFFSET1 / OFFSET2												
BIT	15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] [4] [3] [2] [1] [0]												
BIT NAME	OFFSET												
R/W	RW												
RESET	0x00												

BIT	BIT NAME	FUNCTION
[15:0]	OFFSET	Offset coefficient derived in offset calibration or the external writing offset coefficient. 16-bit signed coefficient. ⁽¹⁷⁾ The customer can do the external writing offset coefficient, when internal clock is active only. In case of writing offset coefficient, please set to "0" AUTOSLP bit of OPTION0 register. After writing to this register, allow at least 10µsec intervals between SPI communications.

⁽¹⁷⁾ Sign - extended: If the sign is (-) fill the 1 in the free space. If the sign is (+) fill the "0" in the free space

- In the case of -4 in decimal 8- bit is "11111100".

16-bit sign extension is "11111111 1111100".

- In the case of +4 in decimal 8-bit is "00000100"

16-bit sign extension is "00000000 00000100"

OFFSET1 / OFFSET2 Register <NA2203>

	Register Address: 0xC, 0xD												
		OFFSET1 / OFFSET2											
BIT	[22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] [4] [3] [2] [1] [0]												
BIT NAME		OFFSET -											
R/W		RW R											
RESET	0x00 0x00 0x0												

BIT	BIT NAME	FUNCTION
[23:4]	OFFSET	Offset coefficient derived in offset calibration or the external writing offset coefficient. 20-bit signed coefficient. ⁽¹⁷⁾ The customer can do the external writing offset coefficient, when internal clock is active only. In case of writing offset coefficient, please set to "0" AUTOSLP bit of OPTION0 register. After writing to this register, allow at least 10µsec intervals between SPI communications. Lower 4-bit have not register. (20-bit MSB first)

⁽¹⁷⁾ Sign - extended: If the sign is (-) fill the 1 in the free space. If the sign is (+) fill the "0" in the free space

In the case of -4 in decimal 8- bit is "11111100".
20-bit sign extension is "1111 11111111 11111100".
In the case of +4 in decimal 8-bit is "00000100"

20-bit sign extension is "0000 00000000 00000100"



OFFSET1 / OFFSET2 Register <NA2204>

	Register Address: 0xC, 0xD																							
		OFFSET1 / OFFSET2																						
BIT	[23]	1 [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] [4] [3] [2] [1] [0]																						
BIT NAME		OFFSET																						
R/W												RW												
RESET		0x00 0x00 0x00																						


BIT	BIT NAME	FUNCTION
[23:0]	OFFSET	Offset coefficient derived in offset calibration or the external writing offset coefficient. 24-bit signed coefficient. ⁽¹⁷⁾ The customer can do the external writing offset coefficient, when internal clock is active only. In case of writing offset coefficient, please set to "0" AUTOSLP bit of OPTION0 register. After writing to this register, allow at least 10µsec intervals between SPI communications.

⁽¹⁷⁾ Sign - extended: If the sign is (-) fill the 1 in the free space. If the sign is (+) fill the "0" in the free space - In the case of -4 in decimal 8- bit is "1111100".
24-bit sign extension is "1111111 1111111 1111100".
- In the case of +4 in decimal 8-bit is "00000100"

24-bit sign extension is "00000000 0000000 00000100



TYPICAL APPLICATION CIRCUIT



NA2202/03/04 Typical Application Circuit

Notes on External Parts

It is recommended that 5pin (STBY) is connected to ground.

Please Connect a decoupling capacitor (0.1µF) between pin 6 (REG) and DGND terminal. A decoupling capacitor should be connected to ground for stability.

The regulator is optimized for NA2202/2203/2204 operation, so do not connect any components other than the decoupling capacitor.

Please Connect a decoupling capacitor (0.1µF) between pin 12 (DVDD) and pin11 (DGND) terminal.

It is recommended connected the crystal unit (4.9152MHz) between 13pin (EXT) and 14pin (XT) terminals.

Please Connect a decoupling capacitor $(0.1\mu F)$ between pin 16 (AVDD) and pin 17 (AVSS) terminal. Connect the 15pin (OTP) to the AVSS terminal.


Connect a 2.2µF decoupling capacitor between the 18pin (INTVREF) and AVSS.

It is recommended to connect a 19PIN (VREFN) to AVSS.

EXT_PAD Connect to AVSS externally.



BLOCK DIAGRAMS



NA2202/2203/2204 Block Diagram

OPERATING DESCRIPTION

The NA2202/2203/2204 uses a PGA (Programmable Gain Amplifier) to amplify analog signals obtained from sensors and other devices connected to the VIN1P / VIN1N / VIN2P / VIN2N //VIN3P / VIN3N / VIN4P / VIN4N input terminals. Combination of PGA1 / PGA2 can amplify signals up to 128 times. The amplified signal is converted to digital data by a 16/20/24-Bit $\Delta\Sigma$ ADC, and after signal processing such as offset calibration and gain calibration, the digital signal is output to the MCU via SPI communication. A built-in level shifter outputs digital signals at the DVDD level, so it can be connected to a 5V MCU.

In addition, since it can be used with a negative voltage power supply, signals around 0V can be input without being affected by GND noise.

It supports up to 4 inputs in differential mode and up to 8 inputs in single-ended mode.

It has two excitation current sources and can used for temperature controller applications using resistance temperature detectors.

The reference voltage source for the ADC can be set to either an external reference voltage VREFP / VREFN input externally or an internal reference voltage INT VREF using an internal regulator.

In addition to normal operation mode, low power consumption mode (conversion speed 1/4 and current consumption 1/4 compared to normal operation), sleep mode (OFF except bias and REG circuit), and standby mode (all circuit OFF, current consumption 1μ A or less) can be selected.



APPLICATION NOTES

TERMINAL DESCRIPTION

• 1pin to 4pin(VIN3P, VIN3N, VIN4P, VIN4N), 21pin to 24pin(VIN1P, VIN1N, VIN2P, VIN2N) Analog Input terminals, GPIO terminals, Current Source Output terminals

Analog input terminals for inputting signals from external sources such as sensors. It supports up to 4 inputs in differential mode and up to 8 inputs in single-ended mode. CHSELP and CHSELN in CTRL register 0x5 select the analog input channel for data conversion (built-in multiplexer function).NA2202/2203/2204 has two excitation current sources to provide a constant current to the sensors. IEXCONF register 0x2 selects the analog input channel to which the excitation current source is connected and the current value can be set.

• 5pin (STBY), Standby terminal

Standby terminal. NA2202 /2203 /2204 is in standby mode when STBY = DVDD.

• 6pin (REG), Built-in regulator output terminal for digital power supply

NA2202 /2203 /2204 has a built-in regulator for digital power supply. 6pin (REG) is the output terminal. A decoupling capacitor should be connected to ground for stability. Place a decoupling capacitor close to 6pin (REG). The regulator is optimized for NA2202/2203/2204 operation, so do not connect any components other than the decoupling capacitor.

• 7pin (SCK), Clock terminal

Serial Interface, Clock terminal. Digital Input terminal.

• 8pin (SDO/RDYB), Data output / RDYB terminal

Serial Interface, Data output /RDYB terminal. Digital output terminal.

• 9pin (SDI), Data input terminal

Serial Interface, Digital Input terminal. When writing, data to the SDI terminal is communicated MSB first. SDI is captured on the falling edge of SCK.

• 10pin (CSB), SPI chip select terminal

NA2202/2203/2204 serial interface chip select terminals. Digital input terminal. When the CSB terminal is high level, SCK and SDI are disabled and communication is not possible. When the CSB terminal is low level, SCK and SDI are enable and communication is possible. After the CSB terminal changes from high to low level, the state of the SPI slave interface is reset and command byte must be resent.

• 11pin (DGND), Digital Ground terminal

Digital Ground terminal of NA2202/2203/2204.

• 12pin (DVDD), Digital Power Supply terminal

Digital Power Supply terminal of NA2202/2203/2204.

• 13pin (EXT), 14pin (XT) Crystal connect terminals

Crystal connect terminal (It Recommended connect to Crystal unit: 4.1952MHz) When using external clock, Input signal is into 14pin (XT) terminal. 13pin (EXT) is open.

• 15pin (OTP) Writing for OTP power supply terminal

User not used. Normally connect to AVSS terminal.



• 16pin (AVDD), Analog Power Supply terminal

Analog power supply terminal of NA2202/2203/2204..

• 17pin (AGND), Analog Ground terminal

Analog ground terminal of NA2202/2203/2204.

• 18pin (INTVREF), Built-in regulator output terminal.

NA2202/2203/2204 has a built-in regulator for digital power supply. 18pin (INTVREF) is the output terminal...

• 19pin (VREFN), 20pin (VREFP), INTVREF Voltage Input terminals

Reference voltage input terminals. Negative input / positive input are supported. Normally, VREFN is connect to AVSS.

Power up sequence

When the power supply pin VDD reaches a voltage at which the circuit can operate, the internal reset is released by the built-in power-on reset circuit and initialization begins.

After the reset is released, the startup sequence of the NA2202/2203/2204 are completed after a waiting period of about 600µsec .(The waiting time of about 600µsec does not include the power-on time.)

After the startup sequence is completed, the device transitions to the idle state and is ready for AD conversion operation.

Effective resolution, Noise Free Bit (NFB)

Data Rate (DR) is speed at the time of continuous conversion. Output code variation σ is the effective resolution in the VIN1P connected to (AVDD-AVSS)/2+AVSS, 6.6 σ is the NFB.

< Condition >

- FMOD=614.4 kHz
- AVDD=5.0V, AVSS=0V, DVDD=5V, DGND=0V
- VREFP=5.0V, VREFN=0V
- Differential input
- Ta=+25°C

Input referred noise RMS voltage (Vrms) and peak to peak voltage(Vpp) are defined as in Equation below.

•Input referred noise voltage (Vrms) = {2 × (VREFP-VREFN) / PGA Gain} / {2^Effective resolution(bit)} •Input referred noise voltage(Vpp) = {2 × (VREFP-VREFN) / PGA Gain} / {2^NFB(bit)}



(1) CHOP ON

		Ν	IA2202 [DR vs. E	ffective i	esolutio	n (Unit:	bit)			
000	DR	PGA					PGAO	N			
OSR	[sps]	OFF	x1	x2	x4	x8	x16	x21.33	x32	x64	x128
65536	3.125	16	16	16	16	16	16	16	16	16	16
32768	6.25	16	16	16	16	16	16	16	16	16	16
16384	12.5	16	16	16	16	16	16	16	16	16	16
8192	25	16	16	16	16	16	16	16	16	16	16
4096	50	16	16	16	16	16	16	16	16	16	16
2048	100	16	16	16	16	16	16	16	16	16	16
1024	200	16	16	16	16	16	16	16	16	16	16
512	400	16	16	16	16	16	16	16	16	16	16
256	800	16	16	16	16	16	16	16	16	16	15.5
128	1600	16	16	16	16	16	16	16	16	16	14.2
64	3200	14.6	14.6	14.6	14.7	14.6	14.6	14.7	14.6	14.7	13

NA2202 DR vs. NFB (Unit: bit)

OSR	DR		PGA		PGAON											
USK	[sps]	OFF	x1	x2	x4	x8	x16	x21.33	x32	x64	x128					
65536	3.125	16	16	16	16	16	16	16	16	16	16					
32768	6.25	16	16	16	16	16	16	16	16	16	16					
16384	12.5	16	16	16	16	16	16	16	16	16	16					
8192	25	16	16	16	16	16	16	16	16	16	16					
4096	50	16	16	16	16	16	16	16	16	16	16					
2048	100	16	16	16	16	16	16	16	16	16	15.5					
1024	200	16	16	16	16	16	16	16	16	16	15.1					
512	400	16	16	16	16	16	16	16	16	15.4	14.5					
256	800	16	16	16	16	15.9	15.8	15.8	15.6	15	12.8					
128	1600	14.4	14.3	14.3	14.3	14.3	14.2	14,3	14.2	13.9	11.5					
64	3200	11.9	11.8	12.0	11.9	11.9	11.9	12	11.9	12	10.3					



(2) CHOP OFF

2) CHOP	OFF		N	A2202	DR vs. E	ffective	resolutio	on (Linit:	bit)			
		DR	PGA	PGAON			,					
OS	iκ	[sps]	OFF	x1	x2	x4	x8	x16	x21.33	x32	x64	x128
655	36	9.375	16	16	16	16	16	16	16	16	16	16
327	68	18.75	16	16	16	16	16	16	16	16	16	16
163	84	37.5	16	16	16	16	16	16	16	16	16	16
819	92	75	16	16	16	16	16	16	16	16	16	16
409	96	150	16	16	16	16	16	16	16	16	16	16
204	48	300	16	16	16	16	16	16	16	16	16	16
102	24	600	16	16	16	16	16	16	16	16	16	16
51	2	1200	16	16	16	16	16	16	16	16	16	16
25	6	2400	16	16	16	16	16	16	16	16	16	15.4
12	8	4800	16	16	16	16	16	16	16	16	16	13.9
64	4	9600	14.0	14.2	14.2	14.1	14.3	14.1	14.1	14.2	14.1	12.4

NA2202 DR vs. NFB (Unit: bit)

OSR	DR	PGA OFF		PGAON										
USK	[sps]		x1	x2	x4	x8	x16	x21.33	x32	x64	x128			
65536	9.375	16	16	16	16	16	16	16	16	16	16			
32768	18.75	16	16	16	16	16	16	16	16	16	16			
16384	37.5	16	16	16	16	16	16	16	16	16	16			
8192	75	16	16	16	16	16	16	16	16	16	15.9			
4096	150	16	16	16	16	16	16	16	16	16	15.4			
2048	300	16	16	16	16	16	16	16	16	16	14.9			
1024	600	16	16	16	16	16	16	16	16	16	14.4			
512	1200	16	16	16	16	16	16	16	15.7	14.9	14			
256	2400	15.7	15.6	15.6	15.6	15.5	15.4	15.3	15	14.3	12.6			
128	4800	13.8	13.9	13.7	13.7	13.8	13.8	13.8	13.6	13.5	11.2			
64	9600	11.3	11.4	11.5	11.4	11.6	11.4	11.4	11.4	11.4	9.7			



(3) CHOP ON

	NA2203 DR vs. Effective resolution (Unit: bit)											
000	DR	PGA					PGAO	N				
OSR	[sps]	OFF	x1	x2	x4	x8	x16	x21.33	x32	x64	x128	
65536	3.125	20	20	20	20	20	20	20	20	20	20	
32768	6.25	20	20	20	20	20	20	20	20	20	20	
16384	12.5	20	20	20	20	20	20	20	20	20	19.7	
8192	25	20	20	20	20	20	20	20	20	20	19.2	
4096	50	20	20	20	20	20	20	20	20	19.7	18.7	
2048	100	20	20	20	20	20	20	20	20	19.1	18.2	
1024	200	20	20	20	20	20	20	19.8	19.5	18.7	17.8	
512	400	19.9	19.7	19.7	19.7	19.5	19.5	19.3	19	18.2	17.3	
256	800	18.7	18.8	18.8	18.7	18.6	18.5	18.5	18.3	17.7	15.5	
128	1600	17.1	17	17	17	17	16.9	17	16.9	16.7	14.2	
64	3200	14.6	14.6	14.7	14.6	14.6	14.7	14.7	14.6	14.7	13	

NA2203 DR vs. NFB (Unit: bit)

OSR	DR	PGA	PGAON									
USK	[sps]	OFF	x1	x2	x4	x8	x16	x21.33	x32	x64	x128	
65536	3.125	19.3	19.4	19.3	19.2	19.4	19.3	19.3	19.1	18.5	17.8	
32768	6.25	19.2	19.3	19.3	19.2	19.2	19.2	19.1	18.9	18.2	17.3	
16384	12.5	19.1	19.2	19.1	19	19	18.9	18.8	18.6	17.8	16.9	
8192	25	19	18.8	18.8	18.8	18.7	18.6	18.5	18.2	17.4	16.5	
4096	50	18.7	18.6	18.5	18.4	18.5	18.3	18.1	17.7	16.9	16	
2048	100	18.4	18.3	18.2	18.1	18.1	17.9	17.7	17.3	16.4	15.5	
1024	200	17.7	17.8	17.7	17.7	17.6	17.3	17.1	16.8	16	15.1	
512	400	17.1	17	17	16.9	16.8	16.7	16.6	16.3	15.4	14.5	
256	800	16	16	16	16	15.9	15.8	15.8	15.6	15	12.8	
128	1600	14.4	14.3	14.3	14.3	14.3	14.2	14.3	14.2	13.9	11.5	
64	3200	11.9	11.8	12	11.9	11.9	11.9	12	11.9	12	10.3	



(4) CHOP OFF

4)	CHOP OFF											
_		1	N	IA2203 I	DR vs. E	ffective I	resolutio	n (Unit:	bit)			
	OSR	DR	PGA					PGAO	N			
	USK	[sps]	OFF	x1	x2	x4	x8	x16	x21.33	x32	x64	x128
	65536	9.375	20	20	20	20	20	20	20	20	20	19.4
_	32768	18.75	20	20	20	20	20	20	20	20	20	19.3
	16384	37.5	20	20	20	20	20	20	20	20	19.8	18.9
	8192	75	20	20	20	20	20	20	20	20	19.3	18.6
_	4096	150	20	20	20	20	20	20	20	19.8	19.1	18.1
	2048	300	20	20	20	20	19.9	19.9	19.8	19.5	18.7	17.6
	1024	600	19.9	19.9	19.8	19.8	19.6	19.5	19.4	19.1	18.2	17.2
	512	1200	19.3	19.3	19.3	19.1	19.1	18.9	18.8	18.5	17.6	16.8
_	256	2400	18.4	18.3	18.3	18.3	18.3	18.1	18	17.8	17	15.4
_	128	4800	16.5	16.6	16.4	16.5	16.6	16.6	16.5	16.4	16.2	13.9
	64	9600	14	14.2	14.2	14.1	14.3	14.1	14.1	14.2	14.1	12.4

NA2203 DR vs. NFB (Unit: bit)

OSR	DR	PGA		PGAON									
USK	[sps]	OFF	x1	x2	x4	x8	x16	x21.33	x32	x64	x128		
65536	9.375	17.9	17.8	18.1	18	17.7	18.1	17.6	18	17.3	16.7		
32768	18.75	17.8	17.8	17.6	18	17.9	18	17.7	17.9	17.4	16.6		
16384	37.5	17.9	17.8	17.8	17.9	18	17.7	17.6	17.5	17.1	16.2		
8192	75	17.9	17.8	17.9	17.8	17.8	17.6	17.3	17.4	16.6	15.9		
4096	150	17.9	17.5	17.5	17.7	17.6	17.5	17.3	17.1	16.3	15.4		
2048	300	17.5	17.6	17.5	17.4	17.2	17.2	17.1	16.8	16	14.9		
1024	600	17.1	17.1	17.1	17	16.8	16.8	16.6	16.4	15.5	14.4		
512	1200	16.6	16.6	16.6	16.4	16.4	16.2	16.1	15.7	14.9	14		
256	2400	15.7	15.6	15.6	15.6	15.5	15.4	15.3	15	14.3	12.6		
128	4800	13.8	13.9	13.7	13.7	13.8	13.8	13.8	13.6	13.5	11.2		
64	9600	11.3	11.4	11.5	11.4	11.6	11.4	11.4	11.4	11.4	9.7		



(5) CHOP ON

NA2204 DR vs. Effective resolution (Unit: bit)

OSR	DR	PGA	PGAON									
USK	[sps]	OFF	x1	x2	x4	x8	x16	x21.33	x32	x64	x128	
65536	3.125	22	22.1	22	22	22.1	22	22	21.9	21.2	20.5	
32768	6.25	22	22	22	21.9	21.9	21.9	21.8	21.6	20.9	20	
16384	12.5	21.8	22	21.9	21.8	21.7	21.7	21.5	21.4	20.5	19.7	
8192	25	21.7	21.5	21.6	21.5	21.4	21.3	21.2	20.9	20.1	19.2	
4096	50	21.4	21.3	21.2	21.1	21.2	21	20.9	20.4	19.7	18.7	
2048	100	21.1	21	20.9	20.8	20.8	20.6	20.4	20	19.1	18.2	
1024	200	20.5	20.5	20.5	20.4	20.3	20	19.8	19.5	18.7	17.8	
512	400	19.9	19.7	19.7	19.7	19.5	19.5	19.3	19	18.2	17.3	
256	800	18.7	18.8	18.8	18.7	18.6	18.5	18.5	18.3	17.7	15.5	
128	1600	17.1	17	17	17	17	16.9	17	16.9	16.7	14.2	
64	3200	14.6	14.6	14.7	14.6	14.6	14.7	14.7	14.6	14.7	13	

NA2204 DR vs. NFB (Unit: bit)

OSR	DR	PGA		PGAON									
USK	[sps]	OFF	x1	x2	x4	x8	x16	x21.33	x32	x64	x128		
65536	3.125	19.3	19.4	19.3	19.2	19.4	19.3	19.3	19.1	18.5	17.8		
32768	6.25	19.2	19.3	19.3	19.2	19.2	19.2	19.1	18.9	18.2	17.3		
16384	12.5	19.1	19.2	19.1	19	19	18.9	18.8	18.6	17.8	16.9		
8192	25	19	18.8	18.8	18.8	18.7	18.6	18.5	18.2	17.4	16.5		
4096	50	18.7	18.6	18.5	18.4	18.5	18.3	18.1	17.7	16.9	16		
2048	100	18.4	18.3	18.2	18.1	18.1	17.9	17.7	17.3	16.4	15.5		
1024	200	17.7	17.8	17.7	17.7	17.6	17.3	17.1	16.8	16	15.1		
512	400	17.1	17	17	16.9	16.8	16.7	16.6	16.3	15.4	14.5		
256	800	16	16	16	16	15.9	15.8	15.8	15.6	15	12.8		
128	1600	14.4	14.3	14.3	14.3	14.3	14.2	14.3	14.2	13.9	11.5		
64	3200	11.9	11.8	12	11.9	11.9	11.9	12	11.9	12	10.3		



(6) CHOP OFF

	NA2204 DR vs. Effective resolution (Unit: bit)												
OSR	DR	PGA					PGAO	N					
USK	[sps]	OFF	x1	x2	x4	x8	x16	x21.33	x32	x64	x128		
65536	9.375	20.6	20.5	20.8	20.7	20.4	20.8	20.3	20.7	20	19.4		
32768	18.75	20.6	20.6	20.4	20.7	20.6	20.7	20.4	20.6	20.1	19.3		
16384	37.5	20.6	20.6	20.5	20.6	20.7	20.4	20.4	20.2	19.8	18.9		
8192	75	20.6	20.5	20.6	20.5	20.5	20.4	20.1	20.2	19.3	18.6		
4096	150	20.6	20.3	20.3	20.4	20.3	20.2	20	19.8	19.1	18.1		
2048	300	20.2	20.3	20.2	20.1	19.9	19.9	19.8	19.5	18.7	17.6		
1024	600	19.9	19.9	19.8	19.8	19.6	19.5	19.4	19.1	18.2	17.2		
512	1200	19.3	19.3	19.3	19.1	19.1	18.9	18.8	18.5	17.6	16.8		
256	2400	18.4	18.3	18.3	18.3	18.3	18.1	18	17.8	17	15.4		
128	4800	16.5	16.6	16.4	16.5	16.6	16.6	16.5	16.4	16.2	13.9		
64	9600	14	14.2	14.2	14.1	14.3	14.1	14.1	14.2	14.1	12.4		

NA2204 DR vs. NFB (Unit: bit)

OSR	DR	PGA		PGAON									
USK	[sps]	OFF	x1	x2	x4	x8	x16	x21.33	x32	x64	x128		
65536	9.375	17.9	17.8	18.1	18	17.7	18.1	17.6	18	17.3	16.7		
32768	18.75	17.8	17.8	17.6	18	17.9	18	17.7	17.9	17.4	16.6		
16384	37.5	17.9	17.8	17.8	17.9	18	17.7	17.6	17.5	17.1	16.2		
8192	75	17.9	17.8	17.9	17.8	17.8	17.6	17.3	17.4	16.6	15.9		
4096	150	17.9	17.5	17.5	17.7	17.6	17.5	17.3	17.1	16.3	15.4		
2048	300	17.5	17.6	17.5	17.4	17.2	17.2	17.1	16.8	16	14.9		
1024	600	17.1	17.1	17.1	17	16.8	16.8	16.6	16.4	15.5	14.4		
512	1200	16.6	16.6	16.6	16.4	16.4	16.2	16.1	15.7	14.9	14		
256	2400	15.7	15.6	15.6	15.6	15.5	15.4	15.3	15	14.3	12.6		
128	4800	13.8	13.9	13.7	13.7	13.8	13.8	13.8	13.6	13.5	11.2		
64	9600	11.3	11.4	11.5	11.4	11.6	11.4	11.4	11.4	11.4	9.7		

Data Rate

In NA2202/ 2203/ 2204, the data rate is specified by the following formula. (Continuous conversion)

$$\mathrm{DR} = F_{OSC} \times \frac{1}{64 \times (OSR[9:0]+1)} \times \frac{1}{2^{(CLKDIV[1:0]+1)}} \times \frac{1}{3} = F_{OSC} \times \frac{1}{OSR} \times \frac{1}{2^{(CLKDIV[1:0]+1)}} \times \frac{1}{3}$$

The conversion data rate (DR) (In the table below, FOSC=1228.8kHz, CLKDIV [1:0]=0)

OSR		DR [sps]		
	CLKDIV=0(Recommand)	CLKDIV=1(*)	CLKDIV=2(*)	CLKDIV=3(*)
65536	0.003125k	0.0015625k	0.00078125k	0.000390625k
8192	0.025k	0.0125k	0.00625k	0.003125k
1024	0.2k	0.1k	0.05k	0.025k
128	1.6k	0.8k	0.4k	0.2k

(*) Guaranteed by design evaluation and several points test.

When LPWEN is set to 1, power consumption operation is achieved. The sampling clock frequency of the $\Delta\Sigma$ modulator FMOD at this time is 1/4 of the frequency of normal operation, so the conversion data rate during low-power operation is 1/4 of the conversion data rate during normal operation.

Digital Filter

The digital filter is a third-order Sinc filter with a variable oversampling rate from 64 to 65536. By setting the OSR bit, the oversampling rate can be switched in 64 steps.

The digital filter output is output by filter gain compensation circuitry as a 26-bit signed fixed decimal (Q1.25) at any oversampling rate setting. The ADC input full scale (differential input = -VREF+VREF) is then scaled to the digital filter output value of -0.5+0.5.

When REJ=0, the transfer function of the filter can be expressed by the following equation.

$$H(z) = \frac{\left(1 - z^{-((OSR+1)\cdot 64)}\right)^3}{(1 - z^{-1})^3} \cdot \frac{1}{\left((OSR+1)\cdot 64\right)^3}$$

50Hz/60Hz rejection mode

When the REJ bit is set to 1, the digital filter valid 50Hz/60Hz rejection mode. However, the 50Hz/60Hz rejection mode can only be set when the value of the OSR bit is 0x0BF, 0x17F, or 0x2FF.

The ADC data rate and notch filter frequency are set as follows:

•When OSR=0x0BF, 1/Tadc = 50[Hz], notch frequency is 50*n[Hz],60*n[Hz] (n=1,2,3,...)

•When OSR = 0x17F, 1/Tadc = 25.5 [Hz], notch frequency is 25.5*n[Hz], 30*n[Hz] (n=1,2,3,...)

•When OSR=0x2FF, 1/Tadc=12.25[Hz], notch frequency is 12.25*n[Hz],15*n[Hz] (n=1,2,3,...)

This setting can reduce the attenuation of commercial frequencies of 50 Hz and 60 Hz more than that of a normal Sinc3 filter.

When REJ=0, the transfer function of the filter can be expressed by the following equation.

$$H(z) = \frac{\left(1 - z^{-((OSR+1)\cdot 64)}\right)^2 \cdot \left(1 - z^{-((OSR+1)\cdot 64\frac{5}{6})}\right)}{(1 - z^{-1})^3} \cdot \frac{1}{\left((OSR+1)\cdot 64\right)^2 \cdot \left((OSR+1)\cdot 64\cdot \frac{5}{6}\right)}$$




If External clock is 4.9152MHz, 50Hz/60Hz rejection in the table below.


Digital filter	setting an	u 301 12/001	IZ AUCHUC			
OSR[9:0]	0x9F	0xBF	0xBF	0x17F	0x2FF	0x3BF
REJ[1:0]	0x0	0x0	0x1	0x1	0x1	0x0
OSR Ratio	10240	12288	12288	24576	49152	61440
Continuous DR 1/Tadc[sps]	60.0	50.0	50.0	25.0	12.5	10.0
50Hz+1Hz Attenuation [dB]	-40.0	-101.4	-81.1	-82.6	-89.5	-101.8
50Hz+2Hz Attenuation[dB]	-37.9	-82.9	-67.6	-69.9	-78.1	-84.6
60Hz+1Hz Attenuation[dB]	-106.3	-46.7	-66.9	-71.4	-86.9	-106.7
60Hz+2Hz Attenuation[dB]	-87.8	-45.3	-60.0	-65.6	-77.8	-89.5

Digital filter setting and 50Hz/60Hz Attenuation

Digital filter frequency characteristic




Digital filter frequency example_1(OSR=0x0BF, REJ=1)




Digital filter frequency example_2(OSR=0x17F, REJ=1)



Nisshinbo Micro Devices Inc.



Digital filter frequency example_3(OSR=0x2FF, REJ=1)



Digital filter frequency example_4(OSR=0x3BF, REJ=1)



S

NA2202/2203/2204

Conversion Control

Set the conversion operation by MODE bit of CTRL register.


	MODE	OPERATION		Power on Reset	STBY=H
	0x0	Idle			
	0x1	Sleep	SPI F	leset	Stand-By
	0x2	Single conversion		Boot	Otania By
	0x3	Continuous conversion		MODE = 0xF	
	0x4	Single conversion + CHOP			STBY=L
	0x5	Continuous conversion + CHOP		ļ	MODE Setting
	0x6	Single conversion + CHOP + IEX CHOP			(0xC, 0xD) Offset/Gain MODE Setting Calibration End DVD = 0
	0x7	Continuous conversion + CHOP + IEX CHOP	Conversion RDYB = 0		(0x3, 0x5, 0x7) KDTB = 0
	0x8, 0x9 0xA, 0xB	Not used	Single Conversion	MODE Setting (0x2, 0x4, 0x6) MODE Set (0x0)	tting Continuous Conversion Conversion
	0xC	Calibration system offset		AUTO SLP = 0	
	0xD	Calibration system gain	MODE Setting (0x2, 0x4, 0x6)	MODE Setting AUTOSLP	= 1 (0x3, 0x5, 0x7)
	0xE	Not used		(0x0)	MODE Setting
	0xF	Boot		Sleep MODE = 0x1	(0xC, 0xD)
Conversion time s (1) ADC conversion time of basic : T _{adc} (sec) OSR : Over Sampling Rate					
	Tadc ={(C	DSR[9:0]+1)*64}/FMOD [s]		FMOD: Clock Free	
(2)) Calculatio	on time for data correction (after ADC	C conversion) : T _{cal}	(sec)	
	Tcal = 92/	/Fsys [S] = 75[µs]		Fsys : Clock Free	quency of Internal Oscillator

(3) Calculation time for gain coefficient (after gain calibration) : T_{div} (sec)

 $Tdiv = 88/Fsys[S] = 72[\mu S]$

(4) Setup time : Ts

When the analog block is ON (AUTOSLP bit of OPTION 0 register = "0"), setting the MODE bit in CTRL register to operation mode starts operation after T_s (about 10µsec). The case where the MODE bit is switched from "Idle (0x0)" to "single conversion (0x2)" is shown below.




Setup time AUTOSLP=0



(5) Startup wait time : Twu

Waiting time of T_{wu} (about 70µsec) is required when changing the analog block from OFF to ON (AUTOSLP bit from "1" to "0"). The figure below shows the case where the MODE bit is switched from "sleep (0x1)" to "single conversion (0x2)".



Startup wait time AUTOSLP=1




Single Conversion operation (MODE = 0x2)

It is the basic conversion of NA2202/ 2203/ 2204.

Even if the input signal is switched by the multiplexer (external), waiting time for converted data is unnecessary. (1 settling, zero latency)

When the conversion cycle is long, the recommended usage is that converting once and power-down the remaining period. So, the consumption current of NA2202/ 2203/ 2204 can be reduced. It is the optimum conversion method for "switching input signals with multiplexer" and "low power consumption".



Single conversion timing


STEP	DETAILS	
(1)	Set to single conversion. (MODE bit in CTRL register = "0x2")	
(2)	After the set-up time (T _s), start the conversion.	
(3)	Conversion completed with conversion time (3 x T _{adc}).	
(3)	The conversion data is the result of the convolution integration of 3 x T _{adc} . ($\Delta\Sigma$ Mod + Digital Filter)	
(4)	Data is corrected with calculation time (T _{cal}).	
(5)	Conversion data stored in ADCDATA register.	
(3)	At that time, RDYB bit changes from "1" to "0".	
(6)	Shift to Idle state. (MODE bit= "0x0")	



"Single conversion + CHOP" operation (MODE = 0x4)

Single conversion performs single conversion twice. By change VINxP and VINxN at the second conversion, the NA2202/2203/2204 offset can be removed in real time. The change of VINxP and VINxN is done automatically by the internal switch.

With single conversion, it is the optimum conversion method for "when you want to calibrate the offset in real time". Though, the data rate is half of single conversion.



Single conversion + CHOP timing


STEP	DETAILS	
(1)	Set to single conversion + CHOP. (MODE bit in CTRL register = "0x4")	
(2)	After the set-up time (T _s), start the conversion.	
	Conversion completed in conversion time (6 x T _{adc}).	
(3)	The conversion data is the result of the convolution integration of 6 x T _{adc} . (1st & 2nd	
	conversion of " $\Delta\Sigma$ Mod + Digital Filter".)	
(4)	Data is corrected in calculation time (T _{cal}).	
(5)	Conversion data stored in ADCDATA register.	
(5)	At that time, RDYB bit changes from "1" to "0".	
(6)	Shift to Idle state. (MODE bit= "0x0")	



"Single conversion + CHOP + IEX CHOP" operation (MODE = 0x6)

Single conversion performs single conversion twice. By change VINxP and VINxN at the second conversion, the NA2202/ 2203/2204 offset can be removed in real time. The change of VINxP and VINxN is done automatically by the internal switch. The excitation current setting is automatically switched in conjunction with the CHOP operation.

With single conversion, it is the optimum conversion method for "when you want to measure 3-wire RTD with high accuracy". Though, the data rate is half of single conversion.






STEP	DETAILS	
(1)	Set to single conversion + CHOP + IEX CHOP. (MODE bit in CTRL register = "0x6")	
(2)	After the set-up time (T_s) , start the conversion.	
(3)	The setting IEX1SEL / IEX2SEL of the excitation current source is switched in conjunction with the CHOP operation that switches the input polarity in the second conversion.	
(4)	Conversion completed in conversion time (6 x T_{adc}). The conversion data is the result of the convolution integration of 6 x T_{adc} . (1st & 2nd conversion of " $\Delta\Sigma$ Mod + Digital Filter".)	
(5)	Data is corrected in calculation time (T _{cal}).	
(6)	Conversion data stored in ADCDATA register. At that time, RDYB bit changes from "1" to "0".	
(7)	Shift to Idle state. (MODE bit= "0x0")	



Continuous conversion operation (MODE = 0x3)

When input signals are switched by the multiplexer, the same waiting time as the first conversion (conversion A) is required. When input signal is not switched by multiplexer, wait time after the second conversion (conversion B) is unnecessary.

It is the optimum conversion method for "when input is not switched by multiplexer" and "when you want to maximize data rate". The data rate is three times that of single conversion.



Continuous conversion timing

STEP	DETAILS		
(1)	Set to continuous conversion. (MODE bit in CTRL register = "0x3")		
(2)	After the set-up time (T_s) , start the conversion.		
(3)	Conversion A (1'st) completed in conversion time (3 x T_{adc}). The conversion data A is the result of the convolution integration of conversion A ("3 x T_{adc} " of $\Delta\Sigma$ Mod + Digital Filter")		
(4)	Data is corrected in calculation time (T _{cal})		
(5)	Conversion data A (1'st) stored in ADCDATA register. At that time, RDYB bit changes from "1" to "0".		
(6)	After completion of conversion B (2'nd), RDYB bit changes from "0" to "1". The conversion data B is the result of the convolution integration of conversion B ("3 x T_{adc} " of $\Delta\Sigma$ Mod + Digital Filter)		
(7)	Data is corrected in calculation time (T _{cal}).		
(8)	Conversion data B (2'nd) stored (overwrite) in ADCDATA register. At that time, RDYB bit changes from "1" to "0".		

Repeat steps (5) to (8) until the operation mode is set to idle (MODE bit is set to "0x0"). After the conversion stops, a wait time of 3μ sec or more is required to start the next conversion.




"Continuous conversion + CHOP" operation (MODE = 0x5)

By changing VINxP and VINxN every "3 x T_{adc} ", the NA2202/2203/2204 offset can be removed in real time. The change of VINxP and VINxN is done automatically by the internal switch.

When input signals are switched by the multiplexer, the same waiting time as the first conversion (conversion A) is required. When input signal is not switched by multiplexer, wait time after the second conversion (conversion B) is unnecessary.

As with "single conversion + CHOP" operation, offset of whole chip can be calibrated in real time.

It is the optimal conversion method for "when you want to calibrate offsets in real time" with continuous conversion. Though, the data rate is 1/3 of continuous conversion. (Same data rate as single conversion)



Continuous conversion + CHOP timing

STEP	DETAILS		
(1)	Set to continuous conversion + CHOP. (MODE bit in CTRL register = "0x5")		
(2)	After the set-up time (T_s) , start the conversion.		
(3)	Conversion A (1'st) completed in conversion time (6 x T_{adc}). The conversion data A is the result of the convolution integration of conversion A ("6 x T_{adc} " of $\Delta\Sigma$ Mod + Digital Filter")		
(4)	Data is corrected in calculation time (T _{cal}).		
(5)	Conversion data A (1'st) stored in ADCDATA register. At that time, RDYB bit changes from "1" to "0".		
(6)	After completion of conversion B (2'nd), RDYB bit changes from "0" to "1". The conversion data B is the result of the convolution integration of conversion B ("6 x T_{adc} " of $\Delta\Sigma$ Mod + Digital Filter)		
(7)	Data is corrected in calculation time (T _{cal}).		
(8)	Conversion data B (2'nd) stored (overwrite) in ADCDATA register. At that time, RDYB bit changes from "1" to "0".		

Repeat steps (5) to (8) until the operation mode is set to idle (MODE bit is set to "0x0"). After the conversion stops, a wait time of 3μ sec or more is required to start the next conversion.




"Continuous conversion + CHOP + IEX CHOP" operation (MODE = 0x7)

By changing VINxP and VINxN every "3 x T_{adc} ", the NA2200/ 2203/ 2204 offset can be removed in real time. The change of VINxP and VINxN is done automatically by the internal switch.

The excitation current setting is automatically switched in conjunction with the CHOP operation.

When input signals are switched by the multiplexer, the same waiting time as the first conversion (conversion A) is required. When input signal is not switched by multiplexer, wait time after the second conversion (conversion B) is unnecessary.

As with "single conversion + CHOP" operation, offset of whole chip can be calibrated in real time.



Continuous conversion + CHOP +IEX CHOP timing

STEP	DETAILS		
(1)	Set to continuous conversion + CHOP + IEX CHOP. (MODE bit in CTRL register = "0x7")		
(2)	After the set-up time (T _s), start the conversion.		
(3)	The setting IEX1SEL / IEX2SEL of the excitation current source is switched in conjunction with the CHOP operation that switches the input polarity in the conversion time (3 x T_{adc}).		
(4)	Conversion A (1'st) completed in conversion time (6 x T_{adc}). The conversion data A is the result of the convolution integration of conversion A ("6 x T_{adc} " of $\Delta\Sigma$ Mod + Digital Filter")		
(5)	Data is corrected in calculation time (T _{cal}).		
(6)	Conversion data A (1'st) stored in ADCDATA register. At that time, RDYB bit changes from "1" to "0".		
(7)	After completion of conversion B (2'nd), RDYB bit changes from "0" to "1". The conversion data B is the result of the convolution integration of conversion B ("6 x T_{adc} " of $\Delta\Sigma$ Mod + Digital Filter) The setting IEX1SEL / IEX2SEL of the excitation current source is switched.		
(8)	Data is corrected in calculation time (T _{cal}).		
(9)	Conversion data B (2'nd) stored (overwrite) in ADCDATA register. At that time, RDYB bit changes from "1" to "0".		


Repeat steps (6) to (9) until the operation mode is set to idle (MODE bit is set to "0x0"). After the conversion stops, a wait time of 3μ sec or more is required to start the next conversion.

With continuous conversion, it is the optimum conversion method for "when you want to measure 3-wire RTD with high accuracy". Though, the data rate is 1/3 of continuous conversion. (Same data rate as single conversion)



Offset calibration operation (MODE = 0xC)

Timing is almost the same as single conversion operation. Calculate the offset amount and save it in the OFFSET register (OFFSET1, OFFSET2).



Offset calibration timing

STEP	DETAILS	
(1)	Set to offset calibration. (MODE bit in CTRL register = "0xC")	
(2)	After the set-up time (T _s), start the conversion.	
(3)	Conversion is complete in conversion time (3 xT _{adc}).	
(4)	Conversion data stored in OFFSET register (OFFSET1, OFFSET2). At that time, RDYB bit changes from "1" to "0".	
(5)	Shift to Idle state. (MODE bit= "0x0")	



For offset calibration, use the CHSELP / CHSELN bits in the CTRL register to select the input channel. In addition, select the REF_INT_EN bit in the OPTION0 register.

When the offset calibration command is executed, the following processing is automatically performed.

- Using the input channel selected by the CHSELP / CHSELN bit, AD conversion is performed with the reference voltage source of the ADC selected by the REF_INT_EN bit of the OPTION0 register, and the offset is calculated.
- Store calculated offset in OFFSET registers.

The example of internal ADC offset calibration.

(1) REF_INT_EN = 0 (ADC reference voltage = external reference VREFP / VREFN used)

When setting the following PGA gains and input channels, and the offset calibration command is executed, the offset calibration is performed.

- Set PGA1 to OFF (PGA1EN = 0x0) and set the PGA2 gain to "x1" (PGA2GAIN = 0x0).
- Applying VREFN internally to the positive and negative inputs of the ADC. (CHSELP = 0x5, CHSELN = 0x4)
- · Calculate the offset.
- · Store calculated offset in OFFSET registers.

(2) REF_INT_EN = 1 (ADC reference voltage = internal reference INT VREF / AVSS used)


When setting the following PGA gains and input channels, and the offset calibration command is executed, the offset calibration is performed.

- Set PGA1 to OFF (PGA1EN = 0x0) and set the PGA2 gain to "x1" (PGA2GAIN = 0x0).
- · Applying INTVREF and AVSS internally to the positive and negative inputs of the ADC. (CHSELP = 0x7,
- CHSELN = 0x7)
- Calculate the offset.
- · Store calculated offset in OFFSET registers.



Gain calibration operation (MODE = 0xD)

Timing is almost the same as "single conversion + CHOP" operation. Calculate the gain factor and save it in the GAIN register (GAIN1, GAIN2).



Gain calibration timing

STEP	DETAILS
(1)	Set to gain calibration. (MODE bit in CTRL register = "0xD")
(2)	After the set-up time (T_s) , start the conversion.
(3)	Conversion is complete in conversion time (6 xT _{adc}).
(4)	The slope (gain) coefficient is calculated in the gain coefficient calculation time (T _{div}).
(5)	The GAIN registers (GAIN 1, GAIN 2) are updated. At that time, RDYB bit changes from "1" to "0".
(6)	Shift to Idle state. (MODE bit= "0x0")



For gain calibration, use the CHSELP / CHSELN bits in the CTRL register to select the input channel. In addition, select the REF_INT_EN bit in the OPTION0 register.

When the gain calibration command is executed, the following processing is automatically performed.

- Using the input channel selected by the CHSELP / CHSELN bit, AD conversion is performed with the reference voltage source of the ADC selected by the REF_INT_EN bit of the OPTION0 register, and the gain coefficient is calculated.
- Store calculated gain coefficient in GAIN registers.

The example of internal ADC gain calibration.

(3) REF_INT_EN = 0 (ADC reference voltage = external reference VREFP / VREFN used)

When setting the following PGA gains and input channels, and the gain calibration command is executed, the gain calibration is performed.

- Set PGA1 to OFF (PGA1EN = 0x0) and set the PGA2 gain to "x1" (PGA2GAIN = 0x0).
- · Applying VREF internally to the positive and negative inputs of the ADC.
 - (CHSELP = 0x5), CHSELN = 0x4)
- Calculate the gain coefficient.
- Store calculated gain coefficient in GAIN registers.

(4) REF_INT_EN = 1 (ADC reference voltage = internal reference INTVREF / AVSS used)

When setting the following PGA gains and input channels, and the gain calibration command is executed, the gain calibration is performed.

- Set PGA1 to OFF (PGA1EN = 0x0) and set the PGA2 gain to "x1" (PGA2GAIN = 0x0).
 - Applying INTVREF and AVSS internally to the positive and negative inputs of the ADC. (CHSELP = 0x6, CHSELN = 0x7)
- · Calculate the gain coefficient.
- Store calculated gain coefficient in GAIN registers.




Data Calibration Flow / Combination of conversion operation and calibration operation <NA2202>

"Data calibration flow" and "Combination of conversion operation and calibration operation" are explained.

Single conversion or Continuous conversion

The figure below is a calibration flow block diagram of "single conversion" or "continuous conversion". The offset calibration uses the value of the OFFSET register (OFFSET1, OFFSET2). The gain calibration uses the values of the GAIN register (GAIN1, GAIN2).



STEP	DETAILS		
(1)	"Input" is the following value for the input voltage V _{in} . The full scale of the digital filter is two times signed 24 bits (16777216 = 8388608 x 2). Input = $\frac{V_{in}}{VREF} \times PGAIN1 \times PGAIN2 \times 16777216$		
(2)	Subtract "OFFSETx256" calculated by offset calibration operation from "Input".		
(3)	Multiply the result of step (2) by "GAIN" calculated by the gain calibration operation. In order to convert to signed 16-bit full scale, 1 / (0x1000000) is also multiplied.		
(4)	Confirm whether "- $32768 \le (3)$ result $\le +32768$ " is satisfied. If it is not satisfied, set the OV bit of the CTRL register to "1". If it is satisfied, set the OV bit of the CTRL register to "0".		
(5)	Store the calculation result in the ADCDATA register. If "OV=1" in step (4), the ADCDATA register is the minimum value (-32768) or the maximum value (+32767). ADCDATA = (Input - OFFSET × 256) × $\frac{GAIN}{0x1000000}$ = $\left(\frac{V_{in}}{VREF} \times PGAIN1 \times PGAIN2 \times 16777216 - OFFSET \times 256\right) \times \frac{GAIN}{0x1000000}$		

(Example) When applying PGAIN1 = PGAIN2 = 1, OFFSET = 0, GAIN = 0x10000, VREF = 3.3V, V_{in} = 1V, --> ADCDATA code is "9930"


ADCDATA =
$$\left(\frac{1V}{3.3V} \times 1 \times 1 \times 16777216 - 0\right) \times \frac{0x8000}{0x1000000} = 9930$$



"Single conversion + CHOP" or "Continuous conversion + CHOP"

The figure below is a block diagram of the calibration flow of "single conversion + CHOP" or "continuous conversion + CHOP".

Since offset is removed by CHOP operation, the offset register value is not used for offset calibration. Otherwise, it is the same operation as "1. Single conversion or Continuous conversion" on the previous page.



"Single conversion + CHOP + IEX CHOP" or "Continuous conversion + CHOP + IEX CHOP"

"Single conversion + CHOP + IEX CHOP" or "Continuous conversion + CHOP + IEX CHOP" replaces the excitation current source in conjunction with CHOP operation

Otherwise, it is the same operation as "2. Single conversion + CHOP or Continuous conversion + CHOP".




■ Data Calibration Flow / Combination of conversion operation and calibration operation <NA2203>

"Data calibration flow" and "Combination of conversion operation and calibration operation" are explained.

Single conversion or Continuous conversion

The figure below is a calibration flow block diagram of "single conversion" or "continuous conversion". The offset calibration uses the value of the OFFSET register (OFFSET1, OFFSET2). The gain calibration uses the values of the GAIN register (GAIN1, GAIN2).



STEP	DETAILS		
(1)	"Input" is the following value for the input voltage V _{in} . The full scale of the digital filter is two times signed 24 bits (16777216 = 8388608 x 2). Input = $\frac{V_{in}}{VREF} \times PGAIN1 \times PGAIN2 \times 16777216$		
(2)	Subtract "OFFSETx64" calculated by offset calibration operation from "Input".		
(3)	Multiply the result of step (2) by "GAIN" calculated by the gain calibration operation. In order to convert to signed 20-bit full scale, 1 / (0x1000000) is also multiplied.		
(4)	Confirm whether "-524288 \leq (3) result \leq +524287" is satisfied. If it is not satisfied, set the OV bit of the CTRL register to "1". If it is satisfied, set the OV bit of the CTRL register to "0".		
(5)	Store the calculation result in the ADCDATA register. If "OV=1" in step (4), the ADCDATA register is the minimum value (-524288) or the maximum value (+524287). ADCDATA = $(Input - OFFSET \times 64) \times \frac{GAIN}{0x1000000}$ = $\left(\frac{V_{in}}{VREF} \times PGAIN1 \times PGAIN2 \times 16777216 - OFFSET \times 64\right) \times \frac{GAIN}{0x1000000}$		

(Example) When applying PGAIN1 = PGAIN2 = 1, OFFSET = 0, GAIN = 0x10000, VREF = 3.3V, V_{in} = 1V, --> ADCDATA code is "158875"


ADCDATA =
$$\left(\frac{1V}{3.3V} \times 1 \times 1 \times 16777216 - 0\right) \times \frac{0x80000}{0x1000000} = 158875$$



"Single conversion + CHOP" or "Continuous conversion + CHOP"

The figure below is a block diagram of the calibration flow of "single conversion + CHOP" or "continuous conversion + CHOP".

Since offset is removed by CHOP operation, the offset register value is not used for offset calibration. Otherwise, it is the same operation as "1. Single conversion or Continuous conversion" on the previous page.



"Single conversion + CHOP + IEX CHOP" or "Continuous conversion + CHOP + IEX CHOP"

"Single conversion + CHOP + IEX CHOP" or "Continuous conversion + CHOP + IEX CHOP" replaces the excitation current source in conjunction with CHOP operation

Otherwise, it is the same operation as "2. Single conversion + CHOP or Continuous conversion + CHOP".




Data Calibration Flow / Combination of conversion operation and calibration operation <NA2204>

"Data calibration flow" and "Combination of conversion operation and calibration operation" are explained.

Single conversion or Continuous conversion

The figure below is a calibration flow block diagram of "single conversion" or "continuous conversion". The offset calibration uses the value of the OFFSET register (OFFSET1, OFFSET2). The gain calibration uses the values of the GAIN register (GAIN1, GAIN2).



STEP	DETAILS		
(1)	"Input" is the following value for the input voltage V _{in} . The full scale of the digital filter is two times signed 24 bits (1677216 = 8388608 x 2). Input = $\frac{V_{in}}{VREF} \times PGAIN1 \times PGAIN2 \times 16777216$		
(2)	Subtract "OFFSETx4" calculated by offset calibration operation from "Input".		
(3)	Multiply the result of step (2) by "GAIN" calculated by the gain calibration operation. In order to convert to signed 24-bit full scale, 1 / (0x100000) is also multiplied.		
(4)	Confirm whether "-8388608 \leq (3) result \leq +8388607" is satisfied. If it is not satisfied, set the OV bit of the CTRL register to "1". If it is satisfied, set the OV bit of the CTRL register to "0".		
(5)	Store the calculation result in the ADCDATA register. If "OV=1" in step (4), the ADCDATA register is the minimum value (-8388608) or the maximum value (+8388607). ADCDATA = $(Input - OFFSET \times 4) \times \frac{GAIN}{0x1000000}$ = $\left(\frac{V_{in}}{VREF} \times PGAIN1 \times PGAIN2 \times 16777216 - OFFSET \times 4\right) \times \frac{GAIN}{0x1000000}$		

(Example) When applying PGAIN1 = PGAIN2 = 1, OFFSET = 0, GAIN = 0x10000, VREF = 3.3V, V_{in} = 1V, --> ADCDATA code is "2542002"


ADCDATA =
$$\left(\frac{1V}{3.3V} \times 1 \times 1 \times 16777216 - 0\right) \times \frac{0x800000}{0x1000000} = 2542002$$



"Single conversion + CHOP" or "Continuous conversion + CHOP"

The figure below is a block diagram of the calibration flow of "single conversion + CHOP" or "continuous conversion + CHOP".

Since offset is removed by CHOP operation, the offset register value is not used for offset calibration. Otherwise, it is the same operation as "1. Single conversion or Continuous conversion" on the previous page.



"Single conversion + CHOP + IEX CHOP" or "Continuous conversion + CHOP + IEX CHOP"

"Single conversion + CHOP + IEX CHOP" or "Continuous conversion + CHOP + IEX CHOP" replaces the excitation current source in conjunction with CHOP operation

Otherwise, it is the same operation as "2. Single conversion + CHOP or Continuous conversion + CHOP".



SPI Interface

The interface is 4-wire SPI communication of CSB, SCK, SDI, SDO / RDYB. In case, CSB fixed to GND, NA2200 can use as 3-wire SPI communication device.

When CSB is "1", SCK and SDI are invalid. SDO / RDYB becomes high impedance. After CSB changes from "1" to "0", SPI communication always starts with a command byte. When CSB is "0", SCK and SDI become valid and these can communicate.

SDI is captured on the falling edge of SCK and SDO / RDYB is synchronized with the rising edge of SCK. Bits are transferred in order from the MSB.

SPI communication is performed as follows.


	Step	DETAILS
	(1)	Command byte transfer
_	(2)	Read or write data transfer (2 byte or 3 byte data transfer)

When the data transfer is completed, it waits for the command byte.

When SPI communication is not in progress, the RDYB bit value of the CTRL register is output from SDO / RDYB. RDYB bit outputs "1" or "0" depending on the ADC operation state. (1: Conversion in progress, 0: Conversion end)

The above state is supplied from the NA2202/2203/2204 to the master device (microcomputer and others). Therefore, the master device can confirm the conversion end without monitoring the NA2202/2203/2204 periodically.


< Reading / Writing >



SPI communication format



SPI command byte



Read command (Byte)

BIT	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
BIT NAME	-	-	-	CE	RDY	CNT	RDYB	OV
R/W	-	-	-	R	R		R	R
VALUE	0	0	0	-	-		-	-

BIT	BIT NAME	FUNCTION
[7:5]	-	-
[4]	CE	Returns the same value as the CE bit of the OPTION0 register
[3:2]	RDYCNT	Returns the same value as the RDYCNT bit of the CTRL register
[1]	RDYB	Returns the same value as the RDYB bit of the CTRL register
[0]	OV	Returns the same value as the OV bit of the CTRL register

Write command (Byte)

BIT	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
BIT NAME	А				RW	ZERO		
R/W	W				W		W	
VALUE	-			-		0		

BIT	BIT NAME	FUNCTION
[7:4]	А	Specify the register address to be accessed.
[3]	RW	Specify the direction of communication. (Write or Read) 0: Write 1: Read
[2:0]	ZERO	Always write "0"



SPI communication error detection


SPI communication error detection is valid, in case CEMODE bit of the OPTION0 register (Register address: 0x7) sets to CRC8 mode or Check Sum mode.

When the communication error detection is enable, one byte of Error check byte is added after read or write data transfer.

Read mode

NA2202/2203/2204 outputs the error check byte, after calculating CRC8 or Check Sum from command byte and reading data.


SPI master device such as microprocessor examines error check byte, and please confirm the accuracy of the reading data.





Write mode

Write the data by adding CRC8 or Check Sum to the command byte and the writing data bytes. NA2202/2203/2204 examines the error check byte, and writes the data if it has no error. In case error detects, CE bit is set to "1", and the writing data is canceled. Г Г SDI X A(3) A(2) A(1) A(0) W Data Data LSB MSB CRC8 or Check Sum LSB X Gan CE RDYCNT[1:0] RDYB OV SDO/RDYE Error Check Byte Data LSB MSB CRC8 or Check Sum LSB Х Generate Check Byte SDO/RDYB=RDYB





CRC8 mode

Generally, CRC has a stronger error check function than Check Sum, though it has a large MCU source because of a complex calculation.

Error check byte with CRC8 mode is CRC-8-ATM (x^8+x^2+x+1). Initial value is 0xFF.

In case data has 3 bytes, calculating as follow.

Step	DESCRIPTION
(1)	It takes Ex-OR of "MSB byte of data" and "Initial value: 0xFF".
(1)	(MSB: Most Significant Bit, XOR: Exclusive OR)
	If MSB of the result (1) is "1", shift the data 1 bit to the left. And takes XOR of it and "00000111".
(2)	or
	If MSB of the result (1) is "0", shift the data 1 bit to the left.
	If MSB of the result (2) is "1", shift the data 1 bit to the left. And takes XOR of it and "00000111".
(3)	or
	If MSB of the result (2) is "0", shift the data 1 bit to the left.
(4)	Repeat the step (3) six times. (from (2) to (4), shift the data 1 bit to the left eight times)
(5)	It takes XOR of "the result (4)" and "middle byte of data".
	If MSB of the result (5) is "1", shift the data 1 bit to the left. And takes XOR of it and "00000111".
(6)	or
	If MSB of the result (5) is "0", shift the data 1 bit to the left.
	If MSB of the result (6) is "1", shift the data 1 bit to the left. And takes XOR of it and "00000111".
(7)	or
	If MSB of the result (6) is "0", shift the data 1 bit to the left.
(8)	Repeat the step (7) six times. (from (6) to (8), shift the data 1 bit to the left eight times)
(9)	It takes XOR of "the result (8)" and "LSB byte of data". (LSB: Least Significant Bit)
	If MSB of the result (9) is "1", shift the data 1 bit to the left. And takes XOR of it and "00000111".
(10)	or
	If MSB of the result (9) is "0", shift the data 1 bit to the left.
	If MSB of the result (10) is "1", shift the data 1 bit to the left. And takes XOR of it and "00000111".
(11)	or
	If MSB of the result (10) is "0", shift the data 1 bit to the left.
(12)	Repeat the step (11) six times. (from (9) to (11), shift the data 1 bit to the left eight times)
(12)	The calculation of CRC8 is finished.



The calculation method is shown as below. The below is considered as the calculation method when the writing data is "0x201012". (Register Address is set to "0x2", and writing data is set to "0x1012" in the IEXCONF register.) Writing data: 00100000 00010000 00010010 (0x201012) Initial value: 1111111 (0xFF)					
Step (1) MSB of Writing data Initial value	00100000 11111111				
XOR	11011111				
Step (2) If MSB of result (1) is "1", sh Polynomial	nifts it 1bit to t 00000111	the left	10111110	(1st time)	
XOR	10111001				
Step (3) If MSB of result (2) is "1", sh Polynomial	nifts it 1bit to t 00000111	he left	01110010	(2nd time)	
XOR	01110101				
Step (4): Repeat step (3) 6 Shift 1bit to the left	times. 11101010			(3rd time)	
If MSB of the above data is Polynomial	"1", shifts it 1 00000111	bit to the left	11010100	(4th time)	
XOR	11010011				
If MSB of the above data is Polynomial	"1", shifts it 1 00000111	bit to the left	10100110	(5th time)	
XOR	10100001				
If MSB of the above data is Polynomial	"1", shifts it 1 00000111	bit to the left	01000010	(6th time)	
XOR	01000101				
Shift 1bit to the left	10001010			(7th time)	
If MSB of the above data is Polynomial	"1", shifts it 1 00000111	bit to the left	00010100	(8th time)	
XOR	00010011	(0x13)			
Step (5) The result (4) Middle byte of writing data	00010011 00010000	(0x13) (0x10)			
XOR	00000011				
Step (6) Shift 1bit to the left	00000110	(1st time)			
Step (7) Shift 1bit to the left	00001100	(2nd time)			



Step (8): Repeat step (7) 6 times. Shift 1bit to the left 00011000

	Onine role to the felt	00011000		110)	
	Shift 1bit to the left	00110000	(4th tir	me)	
	Shift 1bit to the left	01100000	(5th tir	me)	
	Shift 1bit to the left	11000000	(6th tir	me)	
	If MSB of the data is "1", shif Polynomial	ts it 1 bit to t 00000111	the left	10000000	(7th time)
	XOR	10000111			
	If MSB of the data is "1", shif Polynomial	ts it 1 bit to 1 00000111	the left	00001110	(8th time)
	XOR	00001001	(0x09))	
6	ton (0)				
3	tep (9)				
	The result (8)	00001001	(0x09)		
	LSB byte of writing data	00010010	(0x12))	
	XOR	00011011			
6	ton (10)				
3	tep (10) Shift 1bit to the left	00110110	(1st tir	me)	
S	tep (11) Shift 1bit to the left	01101100	(2nd ti	me)	
S	tep (12): Repeat step (11)	6 times.			
	Shift 1bit to the left	11011000	(3rd tii	me)	
	If MSB of the data is "1", shif Polynomial	ts it 1 bit to t 00000111	the left	10110000	(4th time)
	XOR	10110111			
	If MSB of the data is "1", shif Polynomial	ts it 1 bit to t 00000111	the left	01101110	(5th time)
	XOR	01101001			
	Shift 1bit to the left	11010010			(6th time)
	If MSB of the data is "1", shif Polynomial	ts it 1 bit to 1 00000111	the left	10100100	(7th time)
	XOR	10100011			
	If MSB of the data is "1", shif Polynomial	ts it 1 bit to 1 00000111	the left	01000110	(8th time)
	XOR	01000001	(0x41))	

(3rd time)



The calculation result is "0x41".

You need add error check byte 0x41 (01000001) with CRC8 mode, if writing data is "0x201012".

The calculation result is changed because of initial data. Initial data is 1 byte (8bits), so there are 256 calculation results.



```
In fact, CPU program calculates error check byte with CRC8.
 Initial value is changed as below, error check byte changes.

    Initial value: 0x00

                                   error check byte: 0x6A
                           \rightarrow

    Initial value: 0x80

                            \rightarrow
                                    error check byte: 0x61
#include <stdio.h>
unsigned char crc8_gen( const unsigned char *buffer, size_t size){
  const unsigned char polynomial = 0x07; /* x^8 + x^2 + x + 1 */
  unsigned char crc = 0xFF; /* CRC initial value = 0xFF */
  unsigned char data;
  int bit_count;
  size_t i=0;
  for (; i < size; i++) {
    data = crc ^ *buffer++;
    for ( bit_count = 0; bit_count < 8; bit_count++ ){</pre>
       if ( ( data & 0x80 ) != 0 ) {
           data <<= 1;
           data ^= polynomial;
       } else {
           data <<= 1;
       }
    }
    crc =data;
  }
  return crc;
}
int main () {
  unsigned char buffer[3];
  unsigned char crc8;
 /* Example:
       Write 0x1012 to IEXCONF Register.
       Command 0x201012
 */
 buffer[0] = 0x20; /* Command Byte ( Address=2, Write) */
 buffer[1] = 0x10; /* Write Data MS Byte */
buffer[2] = 0x12; /* Write Data LS Byte */
 crc8 = crc8_gen( buffer, 3 );
 printf( "CRC8 = 0x\%02X¥n", crc8 );
 /* Result : CRC8 = 0x41 */
 return 0;
}
```



Check Sum mode

The error check byte added in Check Sum mode is calculated by the following procedure. In case data is 3 byte, calculating as below.

Step	DESCRIPTION					
	Adding MSB byte, Middle byte and LSB byte of the data.					
(1)	Overflow is ignored.					
	MSB: Most Significant Bit, LSB: Least Significant Bit)					
(2)	The bits of result (1) inverted (1's complement) is error check byte.					

The calculation method is shown as below.

The below is considered as the calculation method when the writing data is "0x201012". (Register Address is set to "0x2", and writing data is set to "0x1012" in the IEXCONF register.)

Writing data: 0010	0000 00010000	00010010	(0x201012)
Step (1)			
MSB byte Middle byte LSB byte	00100000 00010000 00010010	(0x20) (0x10) (0x12)	
Addition result	01000010	(0x42)	
Step (2)			
The result of step (1)	01000010	(0x42)	
1' complement	10111101	(0xBD)	

The calculation result is "0xBD".


You need add error check byte (0xBD) with Check Sum mode, if writing data is "0x201012".



SPI reset command

Transferring SDI=1 continuously for 39 bits after SDI=0 resets the chip. In normal operation, since there is "0" in the ZERO [1: 0] bits of the SPI command byte, SDI=1 never becomes 39 consecutive bits.


Wait at least 400nsec after reset and transfer the command byte of operation start. 400nsec is the minimum required for internal startup time.



SPI communication example

< Single conversion >

This is an example of communication with the PGA gain setting implemented. (Processing in the shortest time)




STEP	DETAILS				
(1)	Specify the address "0x0" of the CTRL register.				
(2)	Specify single conversion "0x2" (= MODE).				
(3)	Performs single conversion.				
(3)	(Conversion time + setup time + data correction time (= $1 / DR + T_s + T_{cal}$)				
(4)	Specify the ADCDATA register (0x1).				
(5)	Read the conversion data (ADCDATA register).				

The table below shows the time when CLKDIV = 0 and the operation clock of SPI is 5 Mbps. It is understood that the time of SPI communication << conversion time.

OSR	Conversion time (1/DR+T _s +T _{cal}) [µsec]	SPI communication time ((1)+(2)+(4)+(5)) [µsec]			
512	1255				
256	640	$9 \left(-\frac{1}{5}\right)$			
128	333	8 (= 1/(5[Mbit/s]) x 5[byte] x 8[bit/byte])			
64	180				



< Continuous conversion >



Continuous conversion example

STEP	DETAILS			
(1)	Specify the address "0x0" of the CTRL register and specify continuous conversion "0x3" (= MODE).			
(2)	Perform continuous conversion (first time). After conversion, SDO / RDYB changes from "1" to "0".			
(3)	Specify the address "0x1" of the ADCDATA register. SDO / RDYB changes from "0" to "1" when conversion data (ADCDATA register) is read.			
(4)	Perform continuous conversion (second time). After conversion, SDO / RDYB changes from "1" to "0".			
(5)	Specify the address "0x1" of the ADCDATA register. SDO / RDYB changes from "0" to "1" when conversion data (ADCDATA register) is read.			
(6)	Perform continuous conversion (third time). After conversion, SDO / RDYB changes from "1" to "0".			

SDO / RDYB is kept "0" when reading the third conversion result is not performed. If reading is not performed, it operates as follows.

- (a) SDO / RDYB changes from "0" to "1" when the fourth AD conversion before data correction ends.
- (b) After the data correction time (T_{cal}), SDO / RDYB changes from "1" to "0".


At the point (a) above, the third conversion data is discarded.


If conversion data (ADCDATA register) is not read before the next (a) comes, the fourth data is also discarded. In order to read data safely, it is necessary to read the conversion data before (a) comes.



MARKING SPECIFICATION (QFN4040-24-NB)

(1)(2)(3)(4)(5)(6)(7) Product Code (8) to (12), (a) to (d) Control Number





11

Part Marking List (QFN4040-24-NB)

Product Name	(1)	(2)	(3)	(4)	(5)	(6)	(7)
NA2202ABAE2S	Α	2	2	0	2	Α	S
NA2203NBAE2S	Α	2	2	0	3	Α	S
NA2204NBAE2S	Α	2	2	0	4	Α	S

NOTICE


There can be variation in the marking when different AOI (Automated Optical Inspection) equipment is used. In the case of recognizing the marking characteristic with AOI, please contact our sales or distributor before attempting to use AOI.




Nisshinbo Micro Devices Inc.

QFN4040-24-NB

■ PACKAGE DIMENSIONS



EXAMPLE OF SOLDER PADS DIMENSIONS




PI-QFN4040-24-NB-E-A

Nisshinbo Micro Devices Inc.


QFN4040-24-NB

PACKING SPEC

(1) Taping dimensions / Insert direction



(2) Taping state



PI-QFN4040-24-NB-E-A


UNIT: mm

Nisshinbo Micro Devices Inc.

QFN4040-24-NB

(3) Reel dimensions

PI-QFN4040-24-NB-E-A




(4) Peeling strength

Peeling strength of cover tape

- Peeling angle
- •Peeling speed
- 165 to 180° degrees to the taped surface. 300mm/min
- Peeling strength

0.1 to 1.3N




PI-QFN4040-24-NB-E-A


Nisshinbo Micro Devices Inc.

QFN4040-24-NB

(5) Packing state



■ HEAT-RESISTANCE PROFILES



REVISION HISTORY

Date	Revision	Changes
Jun. 6th, 2024	Ver. 1.0	Initial release Preliminary Datasheet
Aug. 30th. 2024	Ver.1.1	Replacement to Typical Application Circuit Error correction



- 1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to our sales representatives for the latest information thereon.
- 2. The materials in this document may not be copied or otherwise reproduced in whole or in part without the prior written consent of us.
- 3. This product and any technical information relating thereto are subject to complementary export controls (so-called KNOW controls) under the Foreign Exchange and Foreign Trade Law, and related politics ministerial ordinance of the law. (Note that the complementary export controls are inapplicable to any application-specific products, except rockets and pilotless aircraft, that are insusceptible to design or program changes.) Accordingly, when exporting or carrying abroad this product, follow the Foreign Exchange and Foreign Trade Control Law and its related regulations with respect to the complementary export controls.
- 4. The technical information described in this document shows typical characteristics and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under our or any third party's intellectual property rights or any other rights.
- 5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, telecommunication equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death should first contact us.
 - Aerospace Equipment
 - Equipment Used in the Deep Sea
 - Power Generator Control Equipment (nuclear, steam, hydraulic, etc.)
 - Life Maintenance Medical Equipment
 - Fire Alarms / Intruder Detectors
 - Vehicle Control Equipment (automotive, airplane, railroad, ship, etc.)
 - Various Safety Devices
 - Traffic control system
 - Combustion equipment

In case your company desires to use this product for any applications other than general electronic equipment mentioned above, make sure to contact our company in advance. Note that the important requirements mentioned in this section are not applicable to cases where operation requirements such as application conditions are confirmed by our company in writing after consultation with your company.

- 6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
- 7. The products have been designed and tested to function within controlled environmental conditions. Do not use products under conditions that deviate from methods or applications specified in this datasheet. Failure to employ the products in the proper applications can lead to deterioration, destruction or failure of the products. We shall not be responsible for any bodily injury, fires or accident, property damage or any consequential damages resulting from misuse or misapplication of the products.
- 8. Quality Warranty
 - 8-1. Quality Warranty Period

In the case of a product purchased through an authorized distributor or directly from us, the warranty period for this product shall be one (1) year after delivery to your company. For defective products that occurred during this period, we will take the quality warranty measures described in section 8-2. However, if there is an agreement on the warranty period in the basic transaction agreement, quality assurance agreement, delivery specifications, etc., it shall be followed.

8-2. Quality Warranty Remedies

When it has been proved defective due to manufacturing factors as a result of defect analysis by us, we will either deliver a substitute for the defective product or refund the purchase price of the defective product.

- Note that such delivery or refund is sole and exclusive remedies to your company for the defective product.
- 8-3. Remedies after Quality Warranty Period

With respect to any defect of this product found after the quality warranty period, the defect will be analyzed by us. On the basis of the defect analysis results, the scope and amounts of damage shall be determined by mutual agreement of both parties. Then we will deal with upper limit in Section 8-2. This provision is not intended to limit any legal rights of your company.

- 9. Anti-radiation design is not implemented in the products described in this document.
- 10. The X-ray exposure can influence functions and characteristics of the products. Confirm the product functions and characteristics in the evaluation stage.
- 11. WLCSP products should be used in light shielded environments. The light exposure can influence functions and characteristics of the products under operation or storage.
- 12. Warning for handling Gallium and Arsenic (GaAs) products (Applying to GaAs MMIC, Photo Reflector). These products use Gallium (Ga) and Arsenic (As) which are specified as poisonous chemicals by law. For the prevention of a hazard, do not burn, destroy, or process chemically to make them as gas or power. When the product is disposed of, please follow the related regulation and do not mix this with general industrial waste or household waste.
- 13. Please contact our sales representatives should you have any questions or comments concerning the products or the technical information.



Nisshinbo Micro Devices Inc.

Official website https://www.nisshinbo-microdevices.co.jp/en/ Purchase information https://www.nisshinbo-microdevices.co.jp/en/buy/

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nisshinbo Micro Devices:

NA2203NBAE2S NA2202NBAE2S NA2204NBAE2S