

ZL40234

Low Skew, Low Additive Jitter, 4 Output LVPECL/LVDS/ HCSL Fanout Buffer with One LVCMOS Output

Features

- 3-to-1 Input Multiplexer: Two Inputs Accept Any Differential (LVPECL, HCSL, LVDS, SSTL, CML, LVCMOS) or a Single-Ended Signal and the Third Input Accepts a Crystal or a Single-Ended Signal
- Four Differential LVPECL/LVDS/HCSL Outputs
- One LVCMOS Output
- Ultra-Low Additive Jitter: 24 fs (Integration Band: 12 kHz to 20 MHz at 625 MHz Clock Frequency)
- Supports Clock Frequencies from 0 to 1.6 GHz
- Supports 2.5V or 3.3V Power Supplies for LVPECL/LVDS/HCSL Outputs
- Supports 1.5V, 1.8V, 2.5V, or 3.3V on LVCMOS Output
- Embedded Low Dropout (LDO) Voltage Regulator Provides Superior Power Supply Noise Rejection
- Maximum Output to Output Skew of 40 ps
- · Device Controlled via Control Pins

Applications

- PCIe Gen1/2/3/4/5/6 Clock Distribution
- Low-Jitter Clock Trees
- Logic Translation
- · Clock and Data Signal Restoration
- Wired Communications: OTN, SONET/SDH, GE, 10GE, FC and 10G FC
- General Purpose Clock Distribution
- Wireless Communications
- High Performance Microprocessor Clock
 Distribution
- Test Equipment



FIGURE 0-1: Functional Block Diagram.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

- To determine if an errata sheet exists for a particular device, please check with one of the following:
- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

TABLE OF CONTENTS

1.0 "Pin Description And Configuration"	6
1.1 "Pin Descriptions"	7
2.0 "Functional Description"	9
2.1 "Clock Inputs"	9
2.2 "Clock Outputs"	
2.3 "Crystal Oscillator Input"	
2.4 "Termination of Unused Inputs and Outputs"	
2.5 "Power Consumption"	
2.6 "Power Supply Filtering"	
2.7 "Power Supplies and Power-Up Sequence"	
2.8 "Device Control"	
3.0 "Typical Device Performance"	
4.0 "Electrical Characteristics"	19
5.0 "Package Outline"	
5.1 "Package Marking Information"	
Appendix A: "Data Sheet Revision History"	
"Product Identification System"	

List of Figures

FIGURE 0-1: "Functional Block Diagram."	1
FIGURE 1-1: "32-Lead 5 mm x 5 mm VQFN."	6
FIGURE 2-1: "Input Driven by a Single-Ended Output."	9
FIGURE 2-2: "Input Driven by DC-Coupled LVPECL Output."	9
FIGURE 2-3: "Input Driven by DC-Coupled LVPECL Output (Alternative Termination)."	. 10
FIGURE 2-4: "Input Driven by AC-Coupled LVPECL Output."	. 10
FIGURE 2-5: "Input Driven by HCSL Output."	. 10
FIGURE 2-6: "Input Driven by LVDS Output."	. 10
FIGURE 2-7: "Input Driven by an SSTL Output."	. 11
FIGURE 2-8: "Termination for LVCMOS Output."	. 11
FIGURE 2-9: "Driving a Load via Transformer."	. 11
FIGURE 2-10: "Crystal Oscillator Circuit."	. 12
FIGURE 2-11: "Power Supply Filtering."	. 13
FIGURE 3-1: "156.25 MHz LVPECL."	. 15
FIGURE 3-2: "1.5 GHz LVPECL."	. 15
FIGURE 3-3: "156.25 MHz LVDS."	. 15
FIGURE 3-4: "1.5 GHz LVDS."	. 15
FIGURE 3-5: "100 MHz HCSL."	. 15
FIGURE 3-6: "250 MHz HCSL."	. 15
FIGURE 3-7: "I/O Delay vs. Temperature."	. 16
FIGURE 3-8: "PSNR vs. Noise Frequency."	. 16
FIGURE 3-9: "100 MHz LVPECL Phase Noise."	. 16
FIGURE 3-10: "100 MHz LVDS Phase Noise."	. 16
FIGURE 3-11: "25 MHz LVDS Phase Noise in XTAL Mode."	. 16
FIGURE 3-12: "100 MHz HCSL Phase Noise."	. 16
FIGURE 3-13: "156.25 MHz LVPECL Phase Noise."	. 17
FIGURE 3-14: "625 MHz LVPECL Phase Noise."	. 17
FIGURE 3-15: "156.25 MHz LVDS Phase Noise."	. 17
FIGURE 3-16: "625 MHz LVDS Phase Noise."	. 17
FIGURE 3-17: "Output RMS Jitter (12 kHz to 20 MHz) vs. Input Clock Slew Rate."	. 17
FIGURE 3-18: "Output Clock Noise Floor vs. Input Clock Slew Rate."	. 17
FIGURE 3-19: "Output RMS Jitter (12 kHz to 20 MHz) vs. Input Clock Slew Rate."	. 18
FIGURE 3-20: "Output Clock Noise Floor vs. Input Clock Slew Rate."	. 18
FIGURE 3-21: "Output RMS Jitter (12 kHz to 20 MHz) vs. Input Clock Slew Rate."	. 18
FIGURE 3-22: "Output Clock Noise Floor vs. Input Clock Slew Rate."	. 18
FIGURE 4-1: "Differential Input Voltage Levels."	. 20
FIGURE 4-2: "Differential Output Voltage Levels."	. 24

List of Tables

TABLE 2-1: "Input Clock Selection"	4 4
	Δ
TABLE 2-2: "Output Type Selection"	т.
TABLE 4-1: "Absolute Maximum Ratings"1	9
TABLE 4-2: "Recommended Operating Conditions"	9
TABLE 4-3: "Current Consumption"	9
TABLE 4-4: "Input Characteristics"	0
TABLE 4-5: "Crystal Oscillator Characteristics"	1
TABLE 4-6: "Power Supply Rejection Ratio for VDD = VDDO = 3.3V"	1
TABLE 4-7: "Power Supply Rejection Ratio for VDD = VDDO = 2.5V"	2
TABLE 4-8: "LVCMOS Output Characteristics for VDDO = 3.3V"	2
TABLE 4-9: "LVCMOS Output Characteristics for VDDO = 2.5V"	3
TABLE 4-10: "LVPECL Output Characteristics for VDDO = 3.3V"	4
TABLE 4-11: "LVPECL Output Characteristics for VDDO = 2.5V"	5
TABLE 4-12: "LVDS Outputs for VDDO = 3.3V"	6
TABLE 4-13: "LVDS Outputs for VDDO = 2.5V"	6
TABLE 4-14: "HCSL Outputs for VDDO = 3.3V"	7
TABLE 4-15: "HCSL Outputs for VDDO = 2.5V"	8
TABLE 4-16: "LVCMOS Output Phase Noise with 25 MHz XTAL"	9
TABLE 4-17: "LVPECL Output Phase Noise with 25 MHz XTAL"	0
TABLE 4-18: "LVDS Output Phase Noise with 25 MHz XTAL"	0
TABLE 4-19: "HCSL Output Phase Noise with 25 MHz XTAL" 3	1

1.0 PIN DESCRIPTION AND CONFIGURATION

The ZL40234 is packaged in a 5 mm x 5 mm, 32-lead VQFN.



FIGURE 1-1:

32-Lead 5 mm x 5 mm VQFN.

1.1 **Pin Descriptions**

All device inputs and outputs are LVPECL unless described otherwise. The I/O column uses the following symbols: I – input, I_{PU} – input with 300 k Ω internal pull-up resistor, I_{PD} – input with 300 k Ω internal pull-down resistor, I_{APU} – input with 31 k Ω internal pull-up resistor, I_{APD} – input with 30 k Ω internal pull-down resistor, I_{APU/APD} – input biased to V_{DD}/2 with 60 k Ω internal pull-up and pull-down resistors (30 k Ω equivalent), O – output, I/O – Input/Output pin, NC – No connect, P – power supply pin.

Pin Number	Pin Name	Туре	Description					
Input Reference								
40	IN0_p	I _{APD}	Input Differential or Single-Ended References 0 and 1					
15	IN0_n	I _{APU/APD}	Input frequency range 0 Hz to 1.6 GHz.					
27	IN1_p	I _{APD}	Non-inverting inputs (_p) are pulled down with internal 30 k Ω pull-down resistors.					
26	IN1_n	I _{APU/APD}	Inverting inputs (_n) are pulled up and pulled down with 60 k Ω internal resistors (30 k Ω equivalent) to keep inverting input voltages at V _{DD} /2 when inverting inputs are left floating (device fed with a single-ended reference).					
Output Cl	ocks							
3	OUT0_p							
4	OUT0_n		Ultra-Low Additive Jitter Differential LVPECL/HCSL/LVDS Outputs					
6	OUT1_p		0 to 3					
7	OUT1_n	0	Output frequency range 0 Hz to 1.6 GHz					
22	OUT2_p	0	Output frequency range of the to 1.0 GHz					
21	OUT2_n		Type (LVPECL/HCSL/LVDS/High-Z) of the outputs is controlled by					
19	OUT3_p		OUT_TYPE_SEL0/1 pins.					
18	OUT3_n							
29	OUT_LVCMOS	0	Ultra-Low Additive Jitter LVCMOS Output Output frequency range 0 Hz to 250 MHz					

TABLE 1-1: PIN DESCRIPTION

TABLE 1-1: PIN DESCRIPTION (CONTINUED)

Pin Number	Pin Name	Туре	Description					
Control								
			Input select pins. I passed to the output	Logic level on these p It.	ins selects which input will be			
			IN_SEL1	IN_SEL0	OUTN			
13	IN_SEL0	I _{PD}	0	0	Input 0 (IN0)			
10	IN_SELT		0	1	Input 1 (IN1)			
			1	0	Crystal Oscillator or Overdrive			
			1	1	Crystal Bypass			
			Output Signal Lev	el: Selects Type of the	e outputs (Outputs 0 to 4).			
			OUTA_TYPE_SEL1	OUTA_TYPE_SEL0	Output 0 to 4			
9	OUT_TYPE_SEL0		0	0	LVPECL			
32	OUT_TYPE_SEL1	I	0	1	LVDS			
			1	0	HCSL			
			1	1	High-Z (Disabled)			
31	LVCMOS_OE	I	LVCMOS Output E low, the output is Hi	i nable: When high, LV igh-Z	CMOS output is enabled. When			
Crystal O	scillator							
11	XIN	I	Crystal Oscillator Input or Crystal Bypass Mode or Crystal Overdrive Mode If crystal oscillator is not used, connect a pull-down to this pin or connect it to ground					
12	XOUT	0	Crystal Oscillator	Output				
No Conne	ect		1 -	-				
25	NC1	NC	No Connect (not c to GND for mechan	onnected to the die) ical support.	Leave unconnected or connect			
Power an	d Ground		1					
10 28	VDD	Ρ	Positive Supply Vo	oltage. Connect to 3.3	3V or 2.5V supply.			
30	VDD_LVCMOS	Ρ	Positive Supply Vo 1.8V, or 1.5V supply	oltage for LVCMOS C	Dutput Connect to 3.3V, 2.5V,			
2 5	VDDO_A	Ρ	Positive Supply Voltage for Differential Outputs Bank A Connect to 3.3V or 2.5V power supply. VDDO_A does not have to be connected to the same voltage level as VDD or VDDO_B. These pins power up differential outputs OUT0_p/n and OUT1_p/n					
23 23	VDDO_B	Ρ	Positive Supply Voltage for Differential Outputs Bank B Connect to 3.3V or 2.5V power supply. VDDO_B does not have to be connected to the same voltage level as VDD or VDDO_A. These pins power up differential outputs OLIT2_p/n and OLIT3_p/n					
1 8 17 24	GND	Ρ	Ground. Connect to ground.					
ePad	GND	Р	Ground. Connect to ground.					

2.0 FUNCTIONAL DESCRIPTION

The ZL40234 is a pin-configurable low additive jitter, low power 3 x 4 LVPECL/HCSL/LVDS fanout buffer.

Two inputs can accept signal in differential (LVPECL, SSTL, LVDS, HSTL, CML) or single-ended (LVPECL or LVCMOS) format and the third input can accept a single-ended signal or it can be used to build a crystal oscillator by connecting an external crystal resonator between its XIN and XOUT pins.

The ZL40234 has four LVPECL/HCSL/LVDS outputs in two banks and each bank can independently be powered from a 3.3V or 2.5V supply. Differential outputs can be set to be LVPECL, LVDS, HCSL, or Hi-Z via control OUT_TYPE_SEL0/1 pins.

The device operates from $2.5V\pm5\%$ or $3.3V\pm5\%$ supply. Its operation is ensured over the industrial temperature range of -40° C to $+85^{\circ}$ C.

2.1 Clock Inputs

The following blocks diagram shows how to terminate different signals fed to the ZL40234 inputs.

Figure 2-1 shows how to terminate a single ended output such as LVCMOS. Resistors Ideally, resistors R1 and R2 should be 100Ω each and R₀ + R_S should be 50Ω so that the transmission line is terminated at both ends with characteristic impedance. If the driving strength of the output driver is not sufficient to drive low impedance, the value of series resistor R_S should be increased. This will reduce the voltage swing at the input but this should be fine as long as the input voltage swing requirement is not violated (Table 4-4). The source resistors of R_S = 270 Ω could be used for standard LVCMOS driver. This will provide 516 mV of voltage swing for 3.3V LVCMOS driver with load current of (3.3V/2) x (1/(270 Ω + 50 Ω)) = 5.16 mA.

For optimum performance both differential input pins (_p and _n) need to be DC biased to the same voltage. Hence, the ratio R1/R2 should be equal to the ratio R3/R4.



FIGURE 2-1: Input Driven by a Single-Ended Output.





Input Driven by DC-Coupled LVPECL Output.











FIGURE 2-5: Input Driven by HCSL Output.



FIGURE 2-6: Input Driven by LVDS Output.



FIGURE 2-7: Input Driven by an SSTL Output.

2.2 Clock Outputs

The LVCMOS output (OUT_LVCMOS) requires only a series termination resistor whose value is dependent on the LVC-MOS output voltage as shown in Figure 2-8.





Differential outputs LVPECL and LVDS should have the same termination as their corresponding outputs described in the previous section. HCSL outputs should be terminated with 33Ω series resistors at the source and 50Ω shunt resistors at the source or at the end on the transmission line. AC coupling and re-biasing is not required at the outputs when driving native HCSL receivers.

The device is designed to drive the differential input of semiconductor devices. In applications that use a transformer to convert from the differential to the single-ended output (for example, driving an oscilloscope 50Ω input), a resistor larger than 10Ω should be added at the center tap of the primary winding to achieve optimum jitter performance as shown in Figure 2-9. This is to provide a nominal common mode impedance of 10Ω or higher, which is typical for differential terminations.



2.3 Crystal Oscillator Input

The crystal oscillator circuit can work with crystal resonators from 8 MHz to 60 MHz. Load capacitors C1, C2, and series resistor R_S shall be selected as per crystal vendor recommendation. A shunt resistor is implemented inside the device.



FIGURE 2-10: Crystal Oscillator Circuit.

2.4 Termination of Unused Inputs and Outputs

Unused inputs can be left unconnected or, alternatively, IN_0/1 can be pulled down by a 1 k Ω resistor. Unused outputs should be left unconnected.

 $P_T = P_S + P_{XTAL} + P_C + P_O \text{ DIF} + P_O \text{ LVCMOS}$

2.5 **Power Consumption**

The device's total power consumption can be calculated as:

EQUATION 2-1:

Where:

The core power when the XTAL is not used. The current is specified in Table 4-3. If the $P_S = V_{DD} \times I_S$ XTAL is running, this power should be set to zero. The core power when the XTAL is used. The current is specified in Table 4-3. If the XTAL $P_{XTAL} = V_{DD} \times I_{DD} \times I_{attack}$ is not used, this power should be set to zero. $P_C = V_{DDO} \times I_{DD_CM}$ Common output power sha The current I_{DD_CM} is specified Table 4-3. shared among all ten outputs. Output power where output current (I_{DD_LVDS}) $P_{\text{O DIF}} = V_{DDO} \times (I_{\text{DD LVDS}} \times N_1 + I_{\text{DD LVPECL}} \times N_2 + I_{\text{DD HCSL}} \times N_3)$ is specified Table 4-3. For LVPECL or HCSL, just replace I_{DD LVDS} with I_{DD LVPECL} or I_{DD HCSL} N is either 0 (outputs disabled) or 4 (four differential outputs enabled). Dynamic LVCMOS output power. IDD is $P_{\text{O LVCMOS}} = V_{\text{DD LVCMOS}} \times (I_{DD} \times f / 100 MHz + V_{\text{DD LVCMOS}} \times C_{LOAD} \times f)$ specified in Table 4-3. If LVCMOS output is disabled, this term is equal to zero.

Power dissipated inside the device can be calculated by subtracting the power dissipated in termination/biasing resistors from the power consumption. For LVDS outputs, the equation is:

EQUATION 2-2:

$$P_D = P_T - N_1 \times P_{LVPECL} - N_2 \times P_{LVDS} - N_3 \times P_{HCSL}$$
$$P_D = P_T - 4 \times P_{LVDS}$$

For LVPECL or HCSL, just replace P_{LVDS} with corresponding P_{LVPECL} or P_{HCSL} below.

 $P_{LVPECL} = (V_{OH} - V_B)^2 / 50\Omega + (V_{OL} - V_B)^2 / 50\Omega + (V_{OH} - V_B) \times V_B / 50\Omega + (V_{OL} - V_B) \times V_B / 50\Omega$

 V_{OH} and V_{OL} are the output high and low voltages respectively for LVPECL output.

 V_B is LVPECL bias voltage equal to $V_{DD} - 2V$.

 $P_{LVDS} = V_{SW}^2 / 100\Omega$ V_{SW} is the voltage swing of the LVDS output.

 $P_{HCSL} = (V_{SW}/50\Omega)^2 \times (33\Omega + 50\Omega)$ V_{SW} is the voltage swing of the HCSL output. 50 Ω is the termination resistance and 33 Ω is the series resistance of the HCSL output.

2.6 Power Supply Filtering

Each power pin (VDD and VDDO) should be decoupled with a 0.1 μ F capacitor with minimum equivalent series resistance (ESR) and minimum series inductance (ESL). For example, 0402 X5R ceramic capacitors with 6.3V minimum rating could be used. These capacitors should be placed as close as possible to the power pins. To reduce the power noise from adjacent digital components on the board, each power supply could be further insulated with a low resistance ferrite bead with two capacitors. The ferrite bead will also insulate adjacent components from the noise generated by the device. Figure 2-11 shows recommended decoupling for each power pin.



FIGURE 2-11: Power Supply Filtering.

2.7 Power Supplies and Power-Up Sequence

The device has four different power supplies: VDD, VDDO_A, VDDO_B, and VDD_LVCMOS which are mutually independent. Voltages supported by each of these power supplies are specified in Table 1-1.

The device is not sensitive to the power-up sequence. For example, a commonly used sequence where higher voltage comes up before or at the same time as the lower voltages can be used (or any other sequence).

2.8 Device Control

ZL40234 is controlled via Input Select (IN_SEL0/1) pins that select which one of three inputs is fed to the output and show in Table 2-1 and OUT_TYPE_SEL0/1 pins that select signal level (LVPECL, LVDS, HCSL, or Hi-Z) as shown in Table 2-2.

All input control pins have a low input threshold voltage so they can be driven from the device with low output voltage (FPGA/CPLD). Supported voltages are between 1.2V and V_{DD} (2.5V or 3.3V).

TABLE 2-1: INPUT CLOCK SELECTION

IN_SEL1	IN_SEL0	Selected Input
0	0	IN0_p, IN0_n
0	1	IN1_p, IN1_n
1	Х	XIN

TABLE 2-2: OUTPUT TYPE SELECTION

OUT_TYPE_SEL1	OUT_TYPE_SEL0	Output
0	0	LVPECL
0	1	LVDS
1	0	HCSL
1	1	High-Z (Output Disabled)

3.0 TYPICAL DEVICE PERFORMANCE

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



FIGURE 3-7:

I/O Delay vs. Temperature.

FIGURE 3-8:

PSNR vs. Noise Frequency.

Noise.

FIGURE 3-10: 100 MHz LVDS Phase Noise.

FIGURE 3-11: 25 MHz LVDS Phase Noise in XTAL Mode.

Noise.

Noise.

Noise.

Noise.

FIGURE 3-16: 625 MHz LVDS Phase Noise.

FIGURE 3-17: Output RMS Jitter (12 kHz to 20 MHz) vs. Input Clock Slew Rate.

FIGURE 3-18: Output Clock Noise Floor vs. Input Clock Slew Rate.

FIGURE 3-19: Output RMS Jitter (12 kHz to 20 MHz) vs. Input Clock Slew Rate.

FIGURE 3-20: Output Clock Noise Floor vs. Input Clock Slew Rate.

FIGURE 3-21: Output RMS Jitter (12 kHz to 20 MHz) vs. Input Clock Slew Rate.

FIGURE 3-22: Output Clock Noise Floor vs. Input Clock Slew Rate.

4.0 **ELECTRICAL CHARACTERISTICS**

TABLE 4-1: ABSOLUTE MAXIMUM RATINGS

(Note 1, Note 2, Note 3)										
Symbol	Min.	Max.	Units							
V _{DD} /V _{DDO}	-0.5	4.6	V							
V _{DD} /V _{DDO}	-0.5	3.5	V							
T _{ST}	-55	125	°C							
	Symbol V _{DD} /V _{DDO} V _{DD} /V _{DDO} T _{ST}	SymbolMin. V_{DD}/V_{DDO} -0.5 V_{DD}/V_{DDO} -0.5 T_{ST} -55	Symbol Min. Max. V _{DD} /V _{DDO} -0.5 4.6 V _{DD} /V _{DDO} -0.5 3.5 T _{ST} -55 125							

Note 1: Exceeding these values may cause permanent damage.

2: Functional operation under these conditions is not implied.

3: Voltages are with respect to ground (GND) unless otherwise stated.

TABLE 4-2: RECOMMENDED OPERATING CONDITIONS

(Note 1, Note 2)									
Parameter	Symbol	Min.	Тур.	Max.	Units				
Supply Voltage, 3.3V	V _{DD} /V _{DDO} / V _{DD_LVCMOS}	3.135	3.30	3.465	V				
Supply Voltage, 2.5V	V _{DD} /V _{DDO} / V _{DD_LVCMOS}	2.375	2.50	2.625	V				
Supply Voltage, 1.8V	V _{DD_LVCMOS}	1.6	1.8	2.0	V				
Supply Voltage, 1.5V	V _{DD_LVCMOS}	1.35	1.5	1.65	V				
Operating Temperature	T _A	-40	+25	+85	°C				
Input Voltage	V _{DD-IN}	-0.3	—	V _{DD} + 0.3	V				
Note 1: Voltages are with respect to	ground (GND) unless	s otherwise sta	ited.	•					

Voltages are with respect to ground (GND) unless otherwise stated.

2: The device core supports two power supply modes (3.3V and 2.5V).

TABLE 4-3: **CURRENT CONSUMPTION**

Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Core device current (all outputs and	I _{S_3.3V}	—	163	197	mA	V _{DD} = 3.3V+5%
XTAL disabled)	I _{S_2.5V}	—	153	187	mA	V _{DD} = 2.5V+5%
Core device current (all outputs dis-	IDD_XTAL_3.3V	_	128	154	mA	V _{DD} = 3.3V+5%
abled) XTAL circuit enabled with 25 MHz Crystal connected between XIN and XOUT	I _{DD_XTAL_2.5V}	—	124	150	mA	V _{DD} = 2.5V+5%
Common output current	I _{DD_CM_3.3V}	—	13.44	15.05	mA	V _{DDO} = 3.3V+5%
Common output current	I _{DD_CM_2.5V}	_	12.18	13.65	mA	V _{DDO} = 2.5V+5%
Dynamic LVCMOS output current	I _{DD_3.3V}	—	2.38	2.68	mA	V _{DDO} = 3.3V+5%
(f = 100 MHz) Needs to be scaled for different frequencies by f/100 MHz	I _{DD_2.5V}	_	1.74	1.96	mA	V _{DDO} = 2.5V+5%
Current dissinction per LVPECL output	IDD_LVPECL_3.3V	_	19.36	23.26	mA	V _{DDO} = 3.3V+5%
	IDD_LVPECL_2.5V	_	19.38	22.17	mA	V _{DDO} = 2.5V+5%
Current dissipation per LVDS output	IDD_LVDS_3.3V	_	6.73	8.00	mA	V _{DDO} = 3.3V+5%
	IDD_LVDS_2.5V	_	6.87	7.83	mA	V _{DDO} = 2.5V+5%
Current dissinction per HCSL output	IDD_HCSL_3.3V		16.43	19.87	mA	V _{DDO} = 3.3V+5%
	IDD HCSL 2.5V		17.14	19.18	mA	V _{DDO} = 2.5V+5%

TABLE 4-4: INPUT CHARACTERISTICS

Note 1, Note 2, Note 3							
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition	
CMOS high-level input voltage for control inputs	V _{CIH}	1.05			V	_	
CMOS low-level input voltage for control inputs	V _{CIL}	—		0.45	V	—	
CMOS input leakage current for control inputs (includes current due to pull-down resistors)	IIL	-25		50	μA	V _I = V _{DD} or 0V	
Differential input common mode voltage for IN0_p/n and IN1_p/n	V _{CM}	1	_	2	V	_	
Differential input voltage difference for IN0_p/n and IN1_p/n, f ≤1 GHz (Note 4)	V _{ID}	0.15	_	1.3	V	_	
Differential input voltage difference for IN0_p/n and IN1_p/n for 1 GHz < f \leq 1.6 GHz (Note 4)	V _{ID}	0.35		1.3	V	_	
Differential input leakage current for IN0_p/n and IN1_p/n (includes current due to pull-up and pull-down resistors)	Ι _{ΙL}	-150		150	μA	V ₁ = 2V or 0V	
Single-ended input voltage for IN0_p and IN1_p	V _{SI}	-0.3		2.7	V	V _{DD} = 3.3V or 2.5V	
Single-ended input common mode voltage (IN0_p/n and IN1_p/n)	V _{SIC}	1		2	V	V _{DD} = 3.3V or 2.5V	
Single-ended input voltage swing for IN0_p and IN1_p	V _{SID}	0.3		1.3	V	V _{DD} = 3.3V or 2.5V	
Input frequency (differential)	f _{IN}	0		1600	MHz	—	
Input frequency (LVCMOS)	f _{IN_CMOS}	0		250	MHz	—	
Input duty cycle	dc	35%	_	65%	_	—	
Input slew rate	Slew	—	2	_	V/ns	—	
Input pull-up/ pull-down resistance	R_{PU}/R_{PD}	—	60	_	kΩ	—	
Input pull-down resistance for INx_p	R _{PD}	—	30		kΩ	—	
			-84	_		f _{IN} = 100 MHz	
Input multiplexer isolation IN0_p/n to IN1_p/n		—	-82	_	dBo	f _{IN} = 200 MHz	
Power on both inputs 0 dBm, $f_{OEESET} > 50$ kHz	'SO		-71		ubc	f _{IN} = 400 MHz	
			-67	_		f _{IN} = 800 MHz	

Note 1: Values are over recommended operating conditions.

2: Values are over all two power supply modes (V_{DD} = 3.3V and V_{DD} = 2.5V).

3: Input mux isolation is measured as amplitude of f_{OFFSET} spur in dBc on the output clock phase noise plot. 4: Input differential voltage is calculated as $V_{1D} = V_{11} - V_{11}$ where V_{11} and V_{12} are input voltage high and low

4: Input differential voltage is calculated as V_{ID} = V_{IH} - V_{IL} where V_{IH} and V_{IL} are input voltage high and low respectively. It should not be confused with V_{ID} = 2 x (V_{IH} - V_{IL}) used in some data sheets. Please refer to Figure 4-1.

TABLE 4-5: CRYSTAL OSCILLATOR CHARACTERISTICS

Note 1, Note 2										
Parameter	Symbol	Min. Typ. Max.		Units	Condition					
Mode of oscillation	Mode	Fι	Fundamental			—				
Frequency	f	8	—	160	MHz	—				
On chip load capacitance	CL	_	1	—	pF	—				
On chip series resistor	R _S	_	0		Ω	—				
On chip shunt resistor	R	_	500	_	kΩ	—				
Frequency in overdrive mode Note 3	f _{OV}	0.1		250	MHz	Functional but may not meet AC parameters Minimum depends on AC coupling Capacitor (0.1 µF assumed)				
Frequency in bypass mode Note 4	f _{BP}	0	_	250	MHz	Functional but may not meet AC parameters				

Note 1: Values are over recommended operating conditions.

2: Values are over all two power supply modes (V_{DD} = 3.3V and V_{DD} = 2.5V).

- 3: Maximum input level is 2V.
- **4:** Maximum output level is V_{DD}.

TABLE 4-6: POWER SUPPLY REJECTION RATIO FOR $V_{DD} = V_{DDO} = 3.3V$

Note 1, Note 2, Note 3						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
			-71.75			f _{IN} = 156.25 MHz
PSRR for LVPECL output	PSRR _{LVPECL}	_	-84.45	—	dBc	f _{IN} = 312.5 MHz
			-82.11			f _{IN} = 625 MHz
			-95.16	_	dBc	f _{IN} = 156.25 MHz
PSRR for LVDS output	PSRR _{LVDS}	—	-97.77			f _{IN} = 312.5 MHz
			-79.23			f _{IN} = 625 MHz
PSRR for HCSL output		_	-77.15			f _{IN} = 100 MHz
	PSRR _{HCSL}		-76.75	—	dBc	f _{IN} = 156.25 MHz
			-80.44			f _{IN} = 312.5 MHz

Note 1: Values are over recommended operating conditions.

2: Noise injected to VDDO power supply with frequency 100 kHz and amplitude 100 mVpp.

3: PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot.

TABLE 4-7: POWER SUPPLY REJECTION RATIO FOR $V_{DD} = V_{DDO} = 2.5V$

1					
1	Noto 1	Moto	2	Moto	ς.
1	NOTE I	. NOIE	/ . I	INDIE.	. .
- 1		,	_,		~

Parameter	Symbol	Min.	Тур.	Max.	Units	Condition			
PSRR for LVPECL output			-73.68			f _{IN} = 156.25 MHz			
	PSRR _{LVPECL}	—	-78.88	—	dBc	f _{IN} = 312.5 MHz			
			-71.82			f _{IN} = 625 MHz			
		_	-90.04	_	dBc	f _{IN} = 156.25 MHz			
PSRR for LVDS output	PSRR _{LVDS}		-79.99			f _{IN} = 312.5 MHz			
			-73.45			f _{IN} = 625 MHz			
			-92.16			f _{IN} = 100 MHz			
PSRR for HCSL output	PSRR _{HCSL}	_	-74.08	—	dBc	f _{IN} = 156.25 MHz			
			-91.88			f _{IN} = 312.5 MHz			

Note 1: Values are over recommended operating conditions.

2: Noise injected to VDDO power supply with frequency 100 kHz and amplitude 100 mVpp.

3: PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot.

TABLE 4-8: LVCMOS OUTPUT CHARACTERISTICS FOR $V_{DDO} = 3.3V$

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output high voltage (1 mA load)	V _{OH}	V _{DDO} - 0.1		_	V	DC measurement
Output low voltage (1 mA load)	V _{OL}	_		0.1	V	DC measurement
Output High Current (Load adjusted to $V_{OUT} = V_{DDO}/2$)	I _{ОН}		30	_	mA	DC measurement
Output Low Current (Load adjusted to $V_{OUT} = V_{DDO}/2$)	I _{OL}		34	—	mA	DC measurement
Output impedance	R _O	—	15	—	Ω	DC measurement
Rise time (20% to 80%)	t _R	_	220	310	ps	—
Fall time (20% to 80%)	t _F	—	320	365	ps	—
Output frequency	f _O	0	—	250	MHz	—
Input to output delay	t _{IOD}	1.07	1.28	2.07	ns	—
Output enable time	t _{EN}	—	_	3	cycles	—
Output disable time	t _{DIS}	—	—	3	cycles	—
Additive RMS jitter in 1 MHz to 5 MHz band	^t j_1M_5M	_	46	80	fs	Input Clock 25 MHz
Additive RMS jitter in 12 kHz to 5 MHz band	t _{j_12K_5M}		56	90	fs	Input Clock 25 MHz
Additive RMS jitter in 1 MHz to 20 MHz band	t _{j_1M_20M}	—	60	79	fs	Input Clock 125 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	t _{j_12k_20M}	_	65	86	fs	Input Clock 125 MHz
Additive RMS jitter in 1 MHz to 20 MHz band	t _{j_1M_20M}	_	61	94	fs	Input Clock 156.25 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	t _{j_12k_20M}		66	100	fs	Input Clock 156.25 MHz

TABLE 4-8: LVCMOS OUTPUT CHARACTERISTICS FOR $V_{DDO} = 3.3V$

		_	-165	-162		Input clock: 25 MHz
Noise Floor	N _F	—	-160	-156	dBc/Hz	Input clock: 125 MHz
		_	-158	-153		Input clock: 156.25 MHz

Note 1: Values are over recommended operating conditions.

TABLE 4-9: LVCMOS OUTPUT CHARACTERISTICS FOR $V_{DDO} = 2.5V$

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output high voltage (1 mA load)	V _{OH}	V _{DDO} - 0.1	_	_	V	DC measurement
Output low voltage (1 mA load)	V _{OL}	—		0.1	V	DC measurement
Output High Current (Load adjusted to $V_{OUT} = V_{DDO}/2$)	I _{ОН}	_	21	_	mA	DC measurement
Output Low Current (Load adjusted to $V_{OUT} = V_{DDO}/2$)	I _{OL}	_	25	—	mA	DC measurement
Output impedance	R _O	—	15	—	Ω	DC measurement
Rise time (20% to 80%)	t _R	—	225	310	ps	—
Fall time (20% to 80%)	t _F	—	320	365	ps	—
Output frequency	f _O	0		250	MHz	—
Input to output delay	t _{IOD}	1.10	1.41	2.30	ns	—
Output enable time	t _{EN}			3	cycles	—
Output disable time	t _{DIS}		—	3	cycles	—
Additive RMS jitter in 1 MHz to 5 MHz band	^t j_1M_5M	_	51	104	fs	Input Clock 25 MHz
Additive RMS jitter in 12 kHz to 5 MHz band	t _{j_12К_} 5М	_	62	111	fs	Input Clock 25 MHz
Additive RMS jitter in 1 MHz to 20 MHz band	^t j_1M_20M	—	64	81	fs	Input Clock 125 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	t _{j_12k_20M}	_	70	88	fs	Input Clock 125 MHz
Additive RMS jitter in 1 MHz to 20 MHz band	t _{j_1M_20M}	_	62	94	fs	Input Clock 156.25 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	t _{j_12k_20M}	_	68	100	fs	Input Clock 156.25 MHz
		—	-164	-161		Input clock: 25 MHz
Noise Floor	N _F	—	-159	-155	dBc/Hz	Input clock: 125 MHz
		_	-158	-153		Input clock: 156.25 MHz

Note 1: Values are over recommended operating conditions.

TABLE 4-10:	LVPECL OUTPUT CHARACTER	ISTICS FOR V _{DDO} = 3.3V
--------------------	-------------------------	------------------------------------

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output high voltage	V _{LVPECL OH}	1.9	2.08	2.4	V	DC Measurement
Output low voltage	V _{LVPECL} OL	1.2	1.36	1.7	V	DC Measurement
Output differential swing (Note 2)	V _{LVPECL_SW}	0.6	0.72	0.9	V	DC Measurement
Variation of V _{LVPECL_SW} for com- plementary output states	ΔV _{LVPECL_SW}	0	0.02	0.07	V	—
Common mode output	V _{CM}	1.6	1.72	2.1	V	—
Output frequency when $V_{LVPECL_SW} \ge 0.6V$	f _{MAX_0.6VSW}	_	_	800	MHz	—
Output frequency when $V_{LVPECL_SW} \ge 0.4V$	f _{MAX_0.4VSW}	_		1600	MHz	_
Rise or fall time (20% to 80%)	t _R /t _F	—	110	170	ps	—
Output frequency	f _O	0	—	1600	MHz	—
Output to output skew	t _{oosk}	—	—	40	ps	—
Device to device output skew	t _{DOOSK}	—	—	120	ps	—
Input to output delay	t _{IOD}	0.73	0.87	1.1	ns	—
Output enable time	t _{EN}	—	—	3	cycles	—
Output disable time	t _{DIS}	—	—	3	cycles	—
		—	68	96	fs	Input clock: 100 MHz
20 MHz band	t _{j_1M_20M}	_	50	64	fs	Input clock: 156.25 MHz
		—	20	32	fs	Input clock: 625 MHz
		—	71	101	fs	Input clock: 100 MHz
Additive RMS jitter in 12 kHz to	t _{j_12k_20M}	—	55	70	fs	Input clock: 156.25 MHz
		—	25	39	fs	Input clock: 625 MHz
		_	-161	-159	dBc/Hz	Input clock: 100 MHz
Noise floor	N _F		-160	-155	dBc/Hz	Input clock: 156.25 MHz
		_	-155	-151	dBc/Hz	Input clock: 625 MHz

Note 1: Values are over recommended operating conditions.

Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 x (V_{OH} - V_{OL})$ used in some data sheets. Please refer to Figure 4-2. 2:

Differential Output Voltage Levels.

TABLE 4-11:	LVPECL OUTPUT CHARACTERISTICS FOR VDDO = 2.5V

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output high voltage	V _{LVPECL_OH}	1.1	1.28	1.7	V	DC Measurement
Output low voltage	V _{LVPECL_OL}	0.4	0.57	0.9	V	DC Measurement
Output differential swing (Note 2)	V _{LVPECL_SW}	0.6	0.71	0.9	V	DC Measurement
Variation of V _{LVPECL_SW} for com- plementary output states	ΔV _{LVPECL_SW}	0	0.02	0.05	V	—
Common mode output	V _{CM}	0.8	0.92	1.2	V	—
Output frequency when V _{LVPECL_SW} ≥ 0.6V	f _{MAX_0.6} vsw		_	800	MHz	_
Output frequency when V _{LVPECL_SW} ≥ 0.4V	f _{MAX_0.4VSW}	_	_	1600	MHz	_
Rise or fall time (20% to 80%)	t _R /t _F	—	120	170	ps	—
Output frequency	f _O	_	—	1600	MHz	—
Output to output skew	t _{ооsк}	—	—	40	ps	—
Device to device output skew	t _{DOOSK}	—	—	120	ps	—
Input to output delay	t _{IOD}	0.75	0.87	1.1	ns	—
Output enable time	t _{EN}	—	—	3	cycles	—
Output disable time	t _{DIS}			3	cycles	—
			65	91	fs	Input clock: 100 MHz
20 MHz band	^t j_1M_20M	_	50	64	fs	Input clock: 156.25 MHz
		_	20	30	fs	Input clock: 625 MHz
			69	99	fs	Input clock: 100 MHz
Additive RMS jitter in 12 kHz to	t _{j_12k_20M}	_	54	75	fs	Input clock: 156.25 MHz
			26	41	fs	Input clock: 625 MHz
		—	-161	-159	dBc/Hz	Input clock: 100 MHz
Noise floor	N _F	—	-160	-156	dBc/Hz	Input clock: 156.25 MHz
		_	-155	-151	dBc/Hz	Input clock: 625 MHz

Note 1: Values are over recommended operating conditions.

2: Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 \times (V_{OH} - V_{OL})$ used in some data sheets. Please refer to Figure 4-2.

TABLE 4-12: LVDS OUTPUTS FOR V_{DDO} = 3.3V

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output high voltage	V _{LVDS_OH}	1.3	1.39	1.47	V	DC Measurement
Output low voltage	V _{LVDS OL}	1.0	1.07	1.15	V	DC Measurement
Output differential swing (Note 2)	V _{LVDS_SW}	0.25	0.32	0.39	V	DC Measurement
Variation of V _{LVDS_SW} for comple- mentary output states	ΔV_{LVDS_SW}	0	0.002	0.01	V	—
Common mode output	V _{CM}	1.15	1.23	1.3	V	—
Variation of V_{CM} for complementary output states	ΔV_{CM}	0	0.001	0.01	V	_
Output frequency when V _{LVDS_SW} ≥ 250 mV	f _{MAX_0.25VSW}			800	MHz	_
Output frequency when V _{LVDS_SW} ≥ 200 mV	f _{MAX_0.2VSW}		_	1600	MHz	_
Rise or fall time (20% to 80%)	t _R /t _F		110	170	ps	—
Output frequency	f _O	0	—	1600	MHz	—
Output to output skew	t _{ооsк}		_	20	ps	—
Device to device output skew	t _{DOOSK}			130	ps	—
Input to output delay	t _{IOD}	0.76	0.86	1.1	ns	—
Output Short Circuit Current Single- Ended	۱ _S	-24	_	24	mA	Single-ended outputs shorted to GND
Output Short Circuit Current Differ- ential	I _{SD}	-24	—	24	mA	Complementary outputs shorted
Output enable time	t _{EN}			3	cycles	—
Output disable time	t _{DIS}		—	3	cycles	—
			110	144	fs	Input clock: 100 MHz
20 MHz band	t _{j_1M_20M}		63	81	fs	Input clock: 156.25 MHz
			21	33	fs	Input clock: 625 MHz
			115	150	fs	Input clock: 100 MHz
20 MHz band	t _{j_12k_20M}		73	102	fs	Input clock: 156.25 MHz
			26	40	fs	Input clock: 625 MHz
			-158	-156	fs	Input clock: 100 MHz
Noise floor	N _F		-158	-155	fs	Input clock: 156.25 MHz
			-154	-151	fs	Input clock: 625 MHz

Note 1: Values are over recommended operating conditions.

2: Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 x (V_{OH} - V_{OL})$ used in some data sheets. Please refer to Figure 4-2.

TABLE 4-13: LVDS OUTPUTS FOR V_{DDO} = 2.5V

Note 1									
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition			
Output high voltage	V _{LVDS_OH}	1.3	1.4	1.5	V	DC Measurement			
Output low voltage	V _{LVDS_OL}	0.97	1.05	1.13	V	DC Measurement			
Output differential swing (Note 2)	V _{LVDS_SW}	0.25	0.35	0.44	V	DC Measurement			
Variation of V _{LVDS_SW} for comple- mentary output states	ΔV_{LVDS_SW}	0	0.001	0.01	V	—			

TABLE 4-13. $EVDS OUTPUTS FOR V_{DDO} = 2.5V (CONTINUED)$								
Common mode output	V _{CM}	1.15	1.23	1.3	V	—		
Variation of V _{CM} for complementary output states	ΔV_{CM}	0	0.001	0.01	V	_		
Output frequency when V _{LVDS_SW} ≥ 250 mV	f _{MAX_0.25VSW}		_	800	MHz	—		
Output frequency when V _{LVDS_SW} ≥ 200 mV	f _{MAX_0.2} vsw		_	1600	MHz	_		
Rise or fall time (20% to 80%)	t _R /t _F	-	110	170	ps	—		
Output frequency	f _O	0	—	1600	MHz	_		
Output to output skew	t _{oosk}	_		20	ps	—		
Device to device output skew	t _{DOOSK}	_	_	130	ps	—		
Input to output delay	t _{IOD}	0.78	0.86	1.12	ns	—		
Output Short Circuit Current Single- Ended	١ _S	-24		24	mA	Single-ended outputs shorted to GND		
Output Short Circuit Current Differ- ential	I _{SD}	-24	_	24	mA	Complementary outputs shorted		
Output enable time	t _{EN}	_	_	3	cycles	—		
Output disable time	t _{DIS}		—	3	cycles	—		
		_	107	140	fs	Input clock: 100 MHz		
Additive RMS jitter in 1 MHz to	t _{j_1M_20M}	-	62	77	fs	Input clock: 156.25 MHz		
		_	20	31	fs	Input clock: 625 MHz		
Additive RMS jitter in 12 kHz to 20 MHz band		_	111	146	fs	Input clock: 100 MHz		
	^t j_12k_20M	-	66	83	fs	Input clock: 156.25 MHz		
		_	24	36	fs	Input clock: 625 MHz		
		_	-158	-156	fs	Input clock: 100 MHz		
Noise floor	N _F	—	-159	-155	fs	Input clock: 156.25 MHz		
			-155	-151	fs	Input clock: 625 MHz		

TABLE 4-13:	LVDS OUTPUTS FOR Vppo = 2.5V (

Note 1: Values are over recommended operating conditions.

^{2:} Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 x (V_{OH} - V_{OL})$ used in some data sheets. Please refer to Figure 4-2.

TABLE 4-14:	HCSL OUTPUTS FOR V _{DDO} = 3.3V
-------------	--

Note 1								
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition		
Output high voltage	V _{HCSL_OH}	0.6	0.85	1.1	V	DC Measurement		
Output low voltage	V _{HCSL_OL}	-0.05	0	0.05	V	DC Measurement		
Output differential swing (Note 2)	V _{HCSL_SW}	0.6	0.85	1.1	V	DC Measurement		
Variation of V _{HCSL_SW} for comple- mentary output states	∆V _{HCSL_SW}	0	0.003	0.05	V	—		
Common mode output	V _{CM}	0.28	0.43	0.55	V	—		
Variation of V _{CM} for complementary output states	ΔV_{CM}	0	0.002	0.05	V	—		
Absolute Crossing Voltage	V _{CROSS}	0.320	0.384	0.447	V	—		
Total Variation of V _{CROSS}	ΔV_{CROSS}			0.127	V	—		
Output frequency	f _{MAX}	0		400	MHz	—		
Rise or fall time (20% to 80%)	t _R /t _F	_	143	309	ps	_		
Output to output skew	t _{oosk}	_	_	21	ps	_		

	000	•	-	,	-	
Device to device output skew	t _{DOOSK}	—	—	129	ps	—
Input to output delay	t _{IOD}	0.73	0.90	1.08	ns	—
Output enable time	t _{EN}	—	_	3	cycles	—
Output disable time	t _{DIS}	_	_	3	cycles	—
Additive Jitter as per PCIe 3.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	t _{jPCle_3.0}	_	20	40	fs	Input clock: 100 MHz
Additive Jitter as per PCIe 4.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	t _{jPCle_4.0}	_	20	40	fs	Input clock: 100 MHz
Additive Jitter as per PCIe 5.0 (PLL_BW = 0.5 MHz to 1.8 MHz, CDR for 32 GT/s CC)	^t jPCle_5.0	_	13	19	fs	Input clock: 100 MHz
Additive RMS jitter in 1 MHz to	+	—	73	104	fs	Input clock: 100 MHz
20 MHz band	'j_1M_20M	—	53	69	fs	Input clock: 156.25 MHz
Additive RMS jitter in 12 kHz to	+	—	77	112	fs	Input clock: 100 MHz
20 MHz band	^l j_12k_20M	_	64	100	fs	Input clock: 156.25 MHz
Noise floor	N _F	_	-161	-159	dBc/Hz	Input clock: 100 MHz
Noise floor		_	-159	-155	dBc/Hz	Input clock: 156.25 MHz

TABLE 4-14: HCSL OUTPUTS FOR $V_{DDO} = 3.3V$ (CONTINUED)

Note 1: Values are over recommended operating conditions.

2: Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 x (V_{OH} - V_{OL})$ used in some data sheets. Please refer to Figure 4-2.

TABLE 4-15:HCSL OUTPUTS FOR VDDO = 2.5V

Note 1								
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition		
Output high voltage	V _{HCSL_OH}	0.6	0.83	1.1	V	DC Measurement		
Output low voltage	V _{HCSL_OL}	-0.05	0	0.05	V	DC Measurement		
Output differential swing (Note 2)	V _{HCSL_SW}	0.5	0.83	1.1	V	DC Measurement		
Variation of V _{HCSL_SW} for comple- mentary output states	∆V _{HCSL_SW}	0	0.003	0.05	V	_		
Common mode output	V _{CM}	0.28	0.42	0.55	V	—		
Variation of V_{CM} for complementary output states	ΔV_{CM}	0	0.002	0.05	V	_		
Absolute Crossing Voltage	V _{CROSS}	0.260	0.316	0.372	V	—		
Total Variation of V _{CROSS}	ΔV_{CROSS}	_		0.108	V	—		
Output frequency	f _{MAX}	0		400	MHz	—		
Rise or fall time (20% to 80%)	t _R /t _F		125	162	ps	—		
Output to output skew	t _{oosk}	_		21	ps	—		
Device to device output skew	t _{DOOSK}			129	ps	—		
Input to output delay	t _{IOD}	0.76	0.92	1.10	ns	—		
Output enable time	t _{EN}	—	—	3	cycles	—		
Output disable time	t _{DIS}	—	—	3	cycles	—		
Additive Jitter as per PCIe 3.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	t _{jPCle_3.0}		20	40	fs	Input clock: 100 MHz		

Additive Jitter as per PCIe 4.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	t _{jPCle_4.0}		20	40	fs	Input clock: 100 MHz		
Additive Jitter as per PCIe 5.0 (PLL_BW = 0.5 MHz to 1.8 MHz, CDR for 32 GT/s CC)	t _{jPCIe_} 5.0	_	13	19	fs	Input clock: 100 MHz		
Additive RMS jitter in 1 MHz to	t _{j_1M_20M}	—	68	95	fs	Input clock: 100 MHz		
20 MHz band		—	52	66	fs	Input clock: 156.25 MHz		
Additive RMS jitter in 12 kHz to	+	—	72	102	fs	Input clock: 100 MHz		
20 MHz band	^l j_12k_20M	—	56	71	fs	Input clock: 156.25 MHz		
Noise floor	N _F	—	-161	-158	dBc/Hz	Input clock: 100 MHz		
		—	-160	-153	dBc/Hz	Input clock: 156.25 MHz		

TABLE 4-15:HCSL OUTPUTS FOR VDDO = 2.5V (CONTINUED)

Note 1: Values are over recommended operating conditions.

2: Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 x (V_{OH} - V_{OL})$ used in some data sheets. Please refer to Figure 4-2.

|--|

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Jitter RMS in 12 kHz to 5 MHz	+	—	103	—	fc	V _{DD} = 3.3V, V _{DDO} = 3.3V
band	⁻ J_12k_5M	—	117	—	15	V _{DD} = 2.5V, V _{DDO} = 2.5V
		—	-75	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz
		—	-107	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz
		—	-132	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 kHz
Noise floor	N _F	—	-150	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 kHz
		—	-162	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 kHz
		_	-166	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz
		—	-166			V _{DD} = 3.3V, V _{DDO} = 3.3V @5 MHz
		—	-70	—	ubc/Hz	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz
		—	-102	—		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz
		—	-130			V _{DD} = 2.5V, V _{DDO} = 2.5V @1 kHz
		—	-149			V _{DD} = 2.5V, V _{DDO} = 2.5V @10 kHz
		—	-161	-		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz
		_	-165	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz
		_	-165	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @5 MHz

Note 1: Values are over recommended operating conditions.

Note 1	-				_	
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Jitter RMS in 12 kHz to 5 MHz	+	—	265	—	fo	V _{DD} = 3.3V, V _{DDO} = 3.3V
band	¹ J_12k_5M	—	213	—	15	V _{DD} = 2.5V, V _{DDO} = 2.5V
		—	-75	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz
		—	-107	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz
		—	-133	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 kHz
Noise floor	N _F	—	-152	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 kHz
		—	–157	—	dDo/Uz	V _{DD} = 3.3V, V _{DDO} = 3.3V @100 kHz
		—	-158	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz
		—	-157	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @5 MHz
		—	-71	—		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz
		—	-103	—		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz
		—	-130	—		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 kHz
		—	–151	—		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 kHz
		—	-158	—		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz
		—	-160	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz
		—	-159	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @5 MHz

Note 1: Values are over recommended operating conditions.

TABLE 4-18: LVDS OUTPUT PHASE NOISE WITH 25 MHZ XTAL

Note 1							
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition	
Jitter RMS in 12 kHz to 5 MHz	+	—	178	—	fc	V _{DD} = 3.3V, V _{DDO} = 3.3V	
band	^L J_12k_5M	—	190	—	15	V _{DD} = 2.5V, V _{DDO} = 2.5V	
		—	-75	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz	
		—	-107	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz	
		—	–133	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 kHz	
Noise floor	N _F	—	-154	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 kHz	
		—	-161	—	dDo/Uz	V _{DD} = 3.3V, V _{DDO} = 3.3V @100 kHz	
		—	–161	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz	
		—	-160	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @5 MHz	
		—	-68	—	ubc/Hz	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz	
			-103	—		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz	
		—	-130	—		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 kHz	
		—	-152	—		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 kHz	
		—	-161	—	-	V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz	
		_	-160	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz	
		—	-159			V _{DD} = 2.5V, V _{DDO} = 2.5V @5 MHz	

Note 1: Values are over recommended operating conditions.

Note 1

Parameter	Symbol	Min.	Тур.	Max.	Units	Condition			
Jitter RMS in 12 kHz to 5 MHz	+	—	269	—	fo	V _{DD} = 3.3V, V _{DDO} = 3.3V			
band	^L J_12k_5M	—	228	_	15	V _{DD} = 2.5V, V _{DDO} = 2.5V			
		—	-76	—	dBc/Hz	V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz			
		—	-107	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz			
		—	-133	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 kHz			
	N _F	—	-152	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 kHz			
Noise floor		—	-157	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 kHz			
		—	-157	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz			
		—	-157	—		V _{DD} = 3.3V, V _{DDO} = 3.3V @5 MHz			
		—	-73	—		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz			
		—	-105	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz			
		—	–131	—		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 kHz			
		—	–151	—		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 kHz			
		—	-158	—		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz			
		_	-159	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz			
		_	-159	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @5 MHz			

Note 1: Values are over recommended operating conditions.

THERMAL SPECIFICATIONS

Parameter	Symbol	Condition	Value	Units
Maximum Ambient Temperature	T _A	—	85	°C
Maximum Junction Temperature	T _{J(MAX)}	—	125	°C
Package Thermal Resistance, 5x5 VQFN 32-Lead	1			
	θ _{JA}	Still air	23.5	°C/W
Junction to Ambient Thermal Resistance Note 1		1m/s airflow	18.9	°C/W
		2.5 m/s airflow	17.1	°C/W
Junction to Board Thermal Resistance	θ _{JB}	—	7.9	°C/W
Junction to Case Thermal Resistance	θ _{JC}	—	16.5	°C/W
Junction to Pad Thermal Resistance Note 2	θ _{JP}	Still air	3.9	°C/W
Junction to Top-Center Thermal Characterization Parameter	Ψ_{JT}	Still air	0.2	°C/W

Note 1: Theta-JA (θ_{JA}) is the thermal resistance from junction to ambient when the package is mounted on a 4-layer JEDEC standard test board and dissipating maximum power.

2: Theta-JP (θ_{JP}) is the thermal resistance from junction to the center exposed pad on the bottom of the package).

NOTES:

5.0 PACKAGE OUTLINE

5.1 Package Marking Information

Legend:	: XXX Y YY WW NNN @3 * •, ▲, ♥ mark).	Product code or customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. Pin one index is identified by a dot, delta up, or delta down (triangle
Note:	In the ever be carried characters the corpora Underbar (It the full Microchip part number cannot be marked on one line, it will over to the next line, thus limiting the number of available for customer-specific information. Package may or may not include ate logo. _) and/or Overbar (⁻) symbol may not be to scale.

32-Lead Very Thin Plastic Quad Flat, No Lead Package (M3C) - 5x5x1 mm Body [VQFN] With 3.10 mm Exposed Pad; Microsemi Legacy Package

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing C04-25400 Rev A Sheet 1 of 2

32-Lead Very Thin Plastic Quad Flat, No Lead Package (M3C) - 5x5x1 mm Body [VQFN] With 3.10 mm Exposed Pad; Microsemi Legacy Package

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

	Units	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX		
Number of Terminals	Ν	32				
Pitch	е	0.50 BSC				
Overall Height	Α	0.80	0.80 0.90 1.00			
Standoff	A1	0.00	0.05			
Terminal Thickness	A3	0.20 REF				
Overall Length	D	5.00 BSC				
Exposed Pad Length	D2	3.00	3.10	3.20		
Overall Width	rall Width E		5.00 BSC			
Exposed Pad Width	E2	3.00	3.10	3.20		
Terminal Width	b	0.20	0.25	0.30		
Terminal Length	L	0.35	0.40	0.45		
Terminal-to-Exposed-Pad	K	0.20	-	_		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-25400 Rev A Sheet 2 of 2

32-Lead Very Thin Plastic Quad Flat, No Lead Package (M3C) - 5x5x1 mm Body [VQFN] With 3.10 mm Exposed Pad; Microsemi Legacy Package

RECOMMENDED LAND PATTERN

	MILLIMETERS						
Dimension	MIN	NOM	MAX				
Contact Pitch	Contact Pitch E			0.50 BSC			
Optional Center Pad Width	X2			3.20			
Optional Center Pad Length	Y2			3.20			
Contact Pad Spacing	C1		4.90				
Contact Pad Spacing	C2		4.90				
Contact Pad Width (X32)	X1			0.30			
Contact Pad Length (X32)	Y1			0.85			
Contact Pad to Center Pad (X32)	G1	0.23					
Contact Pad to Contact Pad (X28)		0.20					
Thermal Via Diameter	V		0.30				
Thermal Via Pitch	EV		1.00				

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-27400 Rev A

NOTES:

APPENDIX A: DATA SHEET REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision	Section/Figure/Entry	Correction
DS20006824A (10-16-23)	_	Converted Microsemi data sheet ZL40234 to Micro- chip DS20006824A. Minor text changes throughout.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

					Exampl	es:		
PART NO.	×	×	X	×				
Device	Chip Carrier Type	Package	Media Type	Finish	a) ZL402	34LDG1:	ZL40234, Leadless Chip Carrier, 32-Lead VQFN Package, 490/	
Device:	ZL40234: Low S HCSLI	kew, Low Additive Fanout Buffer with	Jitter 4 Output L' One LVCMOS (VPECL/LVDS/ Dutput			Finish Equating to RoHS e3	
Chip Carrier Type:	L = Leadless	Chip Carrier			b) ZL402	34LDF1:	2L40234, Leadless Chip Carrier, 32-Lead VQFN Package, 4,000/ Reel, Pb Free with Matte Sn Lead Finish Equating to RoHS e3	
Package:	D = 32-Lead V	QFN Package						
Media Type:	G = 490/Tray F = 4,000/Reel				Note 1:	Tape an catalog identifier	d Reel identifier only appears in the part number description. This ' is used for ordering purposes and is	
Finish:	1 = Pb Free w	ith Matte Sn Lead	l Finish Equating	to RoHS e3		your Mic availabil	er on the device package. Check with crochip Sales Office for package ity with the Tape and Reel option.	

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality. ISBN: 978-1-6683-3278-8

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

ZL40234LDF1 ZL40234LDG1