

# mXT2113TD-AB 5.0

# maXTouch 2112-node Touchscreen Controller

# **Automotive Applications**

- AEC-Q100 Automotive Qualified (see "Product Identification System" on page 79)
- CISPR 25 compliant (for Standard Mutual and Self Capacitance measurements)

# maXTouch® Adaptive Sensing Technology

- Up to 33 X (transmit) lines and 64 Y (receive) lines for use by a touchscreen and/or 2 key arrays
- A maximum of 2112 nodes can be allocated to the touch sensor
- Touchscreen size 15.49 inches (2:1 aspect ratio), assuming a sensor electrode pitch of 5.5 mm. Other sizes are possible with different electrode pitches and appropriate sensor material
- Multiple touch support with up to 16 concurrent touches tracked in real time

# **Touch Sensor Technology**

- On-cell/touch-on display support including OLED and LCD (ITPS, IPS)
- Discrete/out-cell support including glass and PET filmbased sensors
- · Synchronization with display refresh timing capability
- Support for standard (for example, Diamond) and proprietary sensor patterns (review of designs by Microchip or a Microchip-qualified touch sensor module partner is recommended)

# Front Panel Material and Design

- Works with PET or glass, including curved profiles (configuration and stack-up to be approved by Microchip or a Microchip-qualified touch sensor module partner)
- 10 mm glass (or 5 mm PMMA) with bare finger (dependent on sensor size, touch size, configuration and stack-up)
- 6 mm glass (or 3 mm PMMA) with multi-finger 5 mm glove (2.7 mm PMMA equivalent) (dependent on sensor size, touch size, configuration and stack-up)
- Support for non-rectangular sensor designs (for example, circular, rounded or with cutouts)

#### **Touch Performance**

- · Moisture/Water Compensation
  - No false touch with condensation or water drop up to 22 mm diameter
  - One-finger tracking with condensation or water drop up to 22 mm diameter
- Multiple acquisition schemes for robust and sensitive multi-touch sensing, including:
  - Mutual capacitance capacitance measurements
  - Self Capacitance measurements
  - P2P Mutual Capacitance measurements
- Noise suppression technology to combat ambient and power-line noise
  - Up to 240 V<sub>PP</sub> between 1 Hz and 1 kHz sinusoidal waveform (no touches)
  - Up to 20 V<sub>PP</sub> between 1 kHz and 1 MHz sinusoidal waveform
- · Burst Frequency
  - Flexible and dynamic Tx burst frequency selection to reduce EMC disturbance
  - Controlled Tx burst frequency drift over process and temperature range
  - Configurable Tx waveform shaping to reduce emissions
- · Scan Speed
  - Typical report rate for 10 touches ≥90 Hz (subject to configuration)
  - Initial touch latency <20 ms for first touch from idle (subject to configuration)
  - Configurable for power and speed optimization
- · Touch panel failure detection
  - Automatic touch sensor diagnostics during run time to support the implementation of safety critical features
  - Diagnostics reported using dedicated output pin or by standard Object Protocol messages
  - Configurable test limits

#### Keys

- Up to 32 nodes can be allocated as mutual capacitance sensor keys in addition to the touchscreen, defined as 2 key arrays (subject to availability of X and Y lines and other configurations)
- Adjacent Key Suppression (AKS) technology is supported for false key touch prevention

## **Enhanced Algorithms**

- · Lens bending algorithms to remove display noise
- · Touch suppression algorithms to remove unintentional large touches
- · Palm Recovery Algorithm for quick restoration to normal state
- · Display Noise Equalization to support free-form display shapes, such as rounded or circular shapes
- · Enhanced Touch Separation algorithm for improved two touch separation/tracking in all directions.

#### **On-chip Gestures**

· Reports one-touch and two-touch gestures

#### **Data Store**

- · 60-byte CRC checksummed data area for use as a run-time Product Data Store Area
- 64-byte data area for user's custom data (not CRC checksummed)

# **Power Saving**

- · Programmable timeout for automatic transition from Active to Idle state
- · Pipelined analog sensing detection and digital processing to optimize system power efficiency

# **Application Interfaces**

- Client interface for main communication with the device. Can be one of:
  - I<sup>2</sup>C interface, with support for Standard mode (up to 100 kHz), Fast mode (up to 400 kHz), Fast-mode Plus (up to 1 MHz)
  - SPI interface (up to 8 MHz)
- · Interrupt to indicate when a message is available
- Additional SPI Debug Interface to read the raw data for tuning and debugging purposes

#### **Power Supply**

- · Digital (Vdd) 3.3V nominal
- Digital I/O (VddIO) 3.3V nominal
- · Analog (AVdd) 3.3V nominal
- · High voltage external X line drive (XVdd) up to 8.5V

#### **Package**

144-lead LQFP 20 × 20 × 1.4 mm, 0.5 mm pitch

#### **Operating Temperature**


–40°C to +105°C (Grade 2)

## **Design Services**

· Review of device configuration, stack-up and sensor patterns (contact your Microchip representative)

# PIN CONFIGURATION

#### 144-lead LQFP



Top view

TABLE 1: PIN LISTING – 144-LEAD LQFP

Pin	Name	Type	Supply	Description	If Unused
1	NC	_	-	No connection	_
2	X32	S	XVdd	X line connection	Leave open
3	XVDD	Р	_	X line drive power	-
4	VDDCORE	Р	_	Digital core power	-
5	AVDD	Р	_	Analog power	-
6	Y33	S	AVdd	Y line connection	Leave open
7	Y34	S	AVdd	Y line connection	Leave open
8	Y35	S	AVdd	Y line connection	Leave open
9	Y36	S	AVdd	Y line connection	Leave open
10	Y37	S	AVdd	Y line connection	Leave open
11	Y38	S	AVdd	Y line connection	Leave open
12	Y39	S	AVdd	Y line connection	Leave open
13	Y40	S	AVdd	Y line connection	Leave open
14	Y41	S	AVdd	Y line connection	Leave open
15	Y42	S	AVdd	Y line connection	Leave open
16	Y43	S	AVdd	Y line connection	Leave open
17	Y44	S	AVdd	Y line connection	Leave open
18	Y45	S	AVdd	Y line connection	Leave open
19	Y46	S	AVdd	Y line connection	Leave open
20	Y47	S	AVdd	Y line connection	Leave open
21	Y48	S	AVdd	Y line connection	Leave open
22	Y49	S	AVdd	Y line connection	Leave open
23	Y50	S	AVdd	Y line connection	Leave open
24	GND	Р	_	Ground	_
25	AVDD	Р	_	Analog power	-
26	Y51	S	AVdd	Y line connection	Leave open
27	Y52	S	AVdd	Y line connection	Leave open
28	Y53	S	AVdd	Y line connection	Leave open
29	Y54	S	AVdd	Y line connection	Leave open
30	Y55	S	AVdd	Y line connection	Leave open
31	Y56	S	AVdd	Y line connection	Leave open
32	Y57	S	AVdd	Y line connection	Leave open
33	Y58	S	AVdd	Y line connection	Leave open
34	Y59	S	AVdd	Y line connection	Leave open
35	Y60	S	AVdd	Y line connection	Leave open
36	NC	_	_	No connection	_
37	NC	-	-	No connection	_
38	Y61	S	AVdd	Y line connection	Leave open
39	Y62	S	AVdd	Y line connection	Leave open
40	Y63	S	AVdd	Y line connection	Leave open
41	DS0	0	AVdd	Driven Shield signal; used as guard track between X/Y signals and ground	Leave open

TABLE 1: PIN LISTING – 144-LEAD LQFP (CONTINUED)

Pin	IADLL			I	LWIT (CONTINOLD)	T
43	Pin	Name	Туре	Supply	Description	If Unused
Add   RESET	42	AVDD	Р	-	Analog power	-
SCL	43	VDDIO	Р	_	Digital power	_
SCK	44	RESET	1	VddIO		Pull up to VddIO
SCK	45	SCL	OD	7/4410	I <sup>2</sup> C Mode: Serial clock	
MOSI	45	SCK	1	VaaiO	SPI Mode: Serial clock	_
MOSI	46	SDA	OD	7/4410	I <sup>2</sup> C Mode: Serial Data	
AB	46	MOSI	ı	VaaiO	SPI Mode: Serial Data – Host Output Client Input	_
AB	47	VDDIO	Р	_	Digital power	_
ADDSEL	48	GPIO0	I/O	VddIO		Input: Connect to GND
ADDSEL   1		SS	ı		SPI Mode: Chip Select (active low)	_
So	49	ADDSEL	I	VddIO		_
COMMSEL  I VddIO  Communications interface selection; see Section 7.1  Host Communication Mode Selection 7.1  Host Communication Mode Selection 7.1  Host Communication Mode Selection 7.1  Host Connect to GND Output: Leave open  Input: Connect to GND Output: Leave open  Pull up to VddIO  State change interrupt  Pull up to VddIO Input: Connect to GND Output: Leave open  Input: Connect to GND Output: Leave open Input: Connect to GND Output: Leave open Input: Connect to GND Output: Leave open Input: Connect to GND Output: Leave open Input: Connect to GND Output: Leave open Input: Connect to GND Output: Leave open Input: Connect to GND Output: Leave open Input: Connect to GND Output: Leave open Input: Connect to GND Output: Leave open Input: Connect to GND Output: Leave open Input: Connect to GND Output: Leave open Input: Connect to GND Output: Leave open Input: Connect to GND Output: Leave open Input: C		MISO	0		SPI Mode: Serial Data – Host Input Client Output	
S1	50	GPIO1	I/O	VddIO	General purpose IO; see Section 2.3.10 "GPIO Pins"	· ·
Sepicial Pinose   Sepicial Pinose   Sepicial Pinose   Sepicial Pinose   Output: Leave open	51	COMMSEL	I	VddIO	"Host Communication Mode Selection – COMMSEL	-
Section 2.3.10 "GPIO Pins"   Input: Connect to GND Output: Leave open	52	GPIO2	I/O	VddIO	General purpose IO; see Section 2.3.10 "GPIO Pins"	•
SPIO3	53	CHG	OD	VddIO	State change interrupt	Pull up to VddIO
See	54	GPIO3	I/O	VddIO	General purpose IO; see Section 2.3.10 "GPIO Pins"	· ·
Test	55	GPIO4	I/O	VddIO	General purpose IO; see Section 2.3.10 "GPIO Pins"	•
SPI Debug Interface"   Connect to test point Leave open	56	GPIO5	I/O	VddIO	General purpose IO; see Section 2.3.10 "GPIO Pins"	l .
GPIO6 I/O General purpose IO; see Section 2.3.10 "GPIO Pins"  58 HSYNC I VddIO External pulse synchronization (HSYNC) Connect to GND  59 VSYNC I VddIO External frame synchronization (VSYNC) Connect to GND  60 GND P - Ground  61 VDDCORE P - Digital core power  62 VDD P - Digital power  63 DBG_CLK O VddIO Debug clock; see Section 2.3.11 "SPI Debug Interface" Connect to test point  64 DBG_DATA O VddIO Debug data; see Section 2.3.11 "SPI Debug Interface" Connect to test point  65 VDDIO P - Digital power  66 TEST - VddIO Reserved; must be pulled up to VddIO  67 AVDD P - Analog power	57	DBG_SS	OD	VddIO		· '
59       VSYNC       I       VddIO       External frame synchronization (VSYNC)       Connect to GND         60       GND       P       —       Ground       —         61       VDDCORE       P       —       Digital core power       —         62       VDD       P       —       Digital power       —         63       DBG_CLK       O       VddIO       Debug clock; see Section 2.3.11 "SPI Debug Interface"       Connect to test point         64       DBG_DATA       O       VddIO       Debug data; see Section 2.3.11 "SPI Debug Interface"       Connect to test point         65       VDDIO       P       —       Digital power       —         66       TEST       —       VddIO       Reserved; must be pulled up to VddIO       —         67       AVDD       P       —       Analog power       —		GPIO6	I/O		General purpose IO; see Section 2.3.10 "GPIO Pins"	Leave open
60 GND P - Ground - 61 VDDCORE P - Digital core power - 62 VDD P - Digital power - 63 DBG_CLK O VddIO Debug clock; see Section 2.3.11 "SPI Debug Interface" Connect to test point 64 DBG_DATA O VddIO Debug data; see Section 2.3.11 "SPI Debug Interface" Connect to test point 65 VDDIO P - Digital power - 66 TEST - VddIO Reserved; must be pulled up to VddIO - 67 AVDD P - Analog power -	58	HSYNC	I	VddIO	External pulse synchronization (HSYNC)	Connect to GND
61 VDDCORE P - Digital core power -  62 VDD P - Digital power -  63 DBG_CLK O VddIO Debug clock; see Section 2.3.11 "SPI Debug Interface" Connect to test point Interface" -  64 DBG_DATA O VddIO Debug data; see Section 2.3.11 "SPI Debug Interface" Connect to test point -  65 VDDIO P - Digital power -  66 TEST - VddIO Reserved; must be pulled up to VddIO -  67 AVDD P - Analog power -	59	VSYNC	I	VddIO	External frame synchronization (VSYNC)	Connect to GND
62 VDD P - Digital power -  63 DBG_CLK O VddIO Debug clock; see Section 2.3.11 "SPI Debug Interface" Connect to test point  64 DBG_DATA O VddIO Debug data; see Section 2.3.11 "SPI Debug Interface" Connect to test point  65 VDDIO P - Digital power -  66 TEST - VddIO Reserved; must be pulled up to VddIO -  67 AVDD P - Analog power -	60	GND	Р	-	Ground	_
BBG_CLK O VddIO Debug clock; see Section 2.3.11 "SPI Debug Connect to test point Interface"  O VddIO Debug data; see Section 2.3.11 "SPI Debug Interface" Connect to test point  O VddIO Debug data; see Section 2.3.11 "SPI Debug Interface" Connect to test point  O VddIO P - Digital power  O VddIO Reserved; must be pulled up to VddIO  Analog power	61	VDDCORE	Р	_	Digital core power	_
BBG_CLK  O VddIO Interface"  Connect to test point  DBG_DATA  O VddIO Debug data; see Section 2.3.11 "SPI Debug Interface"  Connect to test point  DBG_DATA  O VddIO Debug data; see Section 2.3.11 "SPI Debug Interface"  Connect to test point  DBG_DATA  O VddIO P  Digital power  -  AvdIO Reserved; must be pulled up to VddIO  AvdIO P  Analog power  -	62	VDD	Р	_	Digital power	_
65         VDDIO         P         —         Digital power         —           66         TEST         —         VddIO         Reserved; must be pulled up to VddIO         —           67         AVDD         P         —         Analog power         —	63	DBG_CLK	0	VddIO	•	Connect to test point
66         TEST         -         VddIO         Reserved; must be pulled up to VddIO         -           67         AVDD         P         -         Analog power         -	64	DBG_DATA	0	VddIO	Debug data; see Section 2.3.11 "SPI Debug Interface"	Connect to test point
67 AVDD P – Analog power –	65	VDDIO	Р	_	Digital power	_
	66	TEST	_	VddIO	Reserved; must be pulled up to VddIO	_
68 Y32 S AVdd Y line connection Leave open	67	AVDD	Р	_	Analog power	_
	68	Y32	S	AVdd	Y line connection	Leave open

TABLE 1: PIN LISTING – 144-LEAD LQFP (CONTINUED)

	I. IIIV LIGIT			DEWIT (CONTINUED)	_
Pin	Name	Type	Supply	Description	If Unused
69	Y31	S	AVdd	Y line connection	Leave open
70	Y30	s	AVdd	Y line connection	Leave open
71	Y29	S	AVdd	Y line connection	Leave open
72	NC	_	_	No connection	-
73	NC	_	_	No connection	_
74	Y28	S	AVdd	Y line connection	Leave open
75	Y27	S	AVdd	Y line connection	Leave open
76	Y26	S	AVdd	Y line connection	Leave open
77	Y25	S	AVdd	Y line connection	Leave open
78	Y24	S	AVdd	Y line connection	Leave open
79	Y23	S	AVdd	Y line connection	Leave open
80	Y22	S	AVdd	Y line connection	Leave open
81	Y21	S	AVdd	Y line connection	Leave open
82	Y20	S	AVdd	Y line connection	Leave open
83	Y19	S	AVdd	Y line connection	Leave open
84	Y18	S	AVdd	Y line connection	Leave open
85	AVDD	Р	_	Analog power	-
86	GND	Р	_	Ground	_
87	Y17	S	AVdd	Y line connection	Leave open
88	Y16	S	AVdd	Y line connection	Leave open
89	Y15	S	AVdd	Y line connection	Leave open
90	Y14	S	AVdd	Y line connection	Leave open
91	Y13	S	AVdd	Y line connection	Leave open
92	Y12	S	AVdd	Y line connection	Leave open
93	Y11	S	AVdd	Y line connection	Leave open
94	Y10	S	AVdd	Y line connection	Leave open
95	Y9	S	AVdd	Y line connection	Leave open
96	Y8	S	AVdd	Y line connection	Leave open
97	Y7	S	AVdd	Y line connection	Leave open
98	Y6	S	AVdd	Y line connection	Leave open
99	Y5	S	AVdd	Y line connection	Leave open
100	Y4	S	AVdd	Y line connection	Leave open
101	Y3	S	AVdd	Y line connection	Leave open
102	Y2	S	AVdd	Y line connection	Leave open
103	Y1	S	AVdd	Y line connection	Leave open
104	Y0	S	AVdd	Y line connection	Leave open
105	AVDD	Р	_	Analog power	_
106	VREGBOOST	0	AVdd	Voltage booster control; see Section 2.3.5.3 "XVdd from the Voltage Booster"	Connect to test point Leave open
107	XVDD	Р	-	X line drive power	-
108	NC	_	_	No connection	_
109	NC	_	_	No connection	_

TABLE 1: PIN LISTING – 144-LEAD LQFP (CONTINUED)

Pin	Name	Туре	Supply	Description	If Unused
110	X0	S	XVdd	X line connection	Leave open
111	X1	S	XVdd	X line connection	Leave open
112	X2	S	XVdd	X line connection	Leave open
113	Х3	S	XVdd	X line connection	Leave open
114	X4	S	XVdd	X line connection	Leave open
115	X5	S	XVdd	X line connection	Leave open
116	X6	S	XVdd	X line connection	Leave open
117	X7	S	XVdd	X line connection	Leave open
118	X8	S	XVdd	X line connection	Leave open
119	X9	S	XVdd	X line connection	Leave open
120	X10	S	XVdd	X line connection	Leave open
121	X11	S	XVdd	X line connection	Leave open
122	X12	S	XVdd	X line connection	Leave open
123	X13	S	XVdd	X line connection	Leave open
124	X14	S	XVdd	X line connection	Leave open
125	X15	S	XVdd	X line connection	Leave open
126	X16	S	XVdd	X line connection	Leave open
127	X17	S	XVdd	X line connection	Leave open
128	GND	Р	_	Ground	_
129	XVDD	Р	_	X line drive power	_
130	X18	S	XVdd	X line connection	Leave open
131	X19	S	XVdd	X line connection	Leave open
132	X20	S	XVdd	X line connection	Leave open
133	X21	S	XVdd	X line connection	Leave open
134	X22	S	XVdd	X line connection	Leave open
135	X23	S	XVdd	X line connection	Leave open
136	X24	S	XVdd	X line connection	Leave open
137	X25	S	XVdd	X line connection	Leave open
138	X26	S	XVdd	X line connection	Leave open
139	X27	S	XVdd	X line connection	Leave open
140	X28	S	XVdd	X line connection	Leave open
141	X29	S	XVdd	X line connection	Leave open
142	X30	S	XVdd	X line connection	Leave open
143	X31	S	XVdd	X line connection	Leave open
144	NC	-	-	No connection	_

# Key:

# mXT2113TD-AB 5.0

# **TABLE OF CONTENTS**

Pin c	configuration	3
Table	e of Contents	8
ТоО	Our Valued Customers	9
1.0	Overview of mXT2113TD-AB	10
2.0	Schematics	11
3.0	Touchscreen Basics	17
4.0	Sensor Layout	18
5.0	Power-up / Reset Requirements	20
6.0	Detailed Operation	23
7.0	Host Communications	27
8.0	I2C Communications	28
9.0	SPI Communications	35
10.0	PCB Design Considerations	44
11.0	Getting Started with mXT2113TD-AB	48
12.0	Debugging and Tuning	53
13.0	Specifications	54
14.0	Packaging Information	71
Appe	endix A. Associated Documents	75
Appe	endix B. Revision History	76
Index	X	77
Prod	duct Identification System	79
The I	Microchip Web Site	80
The r	maXTouch web site	80
Custo	tomer Change Notification Service	80
Custo	tomer Support	80

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (for example, DS30000000A is version A of document DS30000000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting Microchip, please specify which device, revision of silicon and data sheet (include literature number) you are using.

# **Customer Notification System**

Register on our web site at http://www.microchip.com to receive the most current information on all of our products.

#### 1.0 OVERVIEW OF MXT2113TD-AB

The Microchip maXTouch family of touch controllers brings industry-leading capacitive touch performance to customer automotive applications. The mXT2113TD-AB features the latest generation of Microchip adaptive sensing technology that utilizes a hybrid mutual and self capacitive sensing system in order to deliver unparalleled touch features and a robust user experience.

- Patented capacitive sensing method The mXT2113TD-AB uses a unique charge-transfer acquisition engine
  to implement Microchip's patented capacitive sensing method. Coupled with a state-of-the-art CPU, the entire
  touchscreen sensing solution can measure, classify and track a number of individual finger touches with a high
  degree of accuracy in the shortest response time.
- Capacitive Touch Engine (CTE) The mXT2113TD-AB features an acquisition engine that uses an optimal
  measurement approach to ensure almost complete immunity from parasitic capacitance on the receiver input
  lines. The engine includes sufficient dynamic range to cope with anticipated touchscreen self and mutual
  capacitances, which allows great flexibility for use with the Microchip proprietary sensor pattern designs. One- and
  two-layer ITO sensors are possible using glass or PET substrates.
- Touch detection The mXT2113TD-AB allows for both mutual and self capacitance measurements, with the self
  capacitance measurements being used to augment the mutual capacitance measurements to produce reliable
  touch information.

When self capacitance measurements are enabled, touch classification is achieved using both mutual and self capacitance touch data. This has the advantage that both types of measurement systems can work together to detect touches under a wide variety of circumstances.

The system may be configured for different types of default measurements in both idle and active modes. For example, the device may be configured for Mutual Capacitance Touch as the default in active mode and Self Capacitance Touch as the default in idle mode. Note that other types of scans (such as P2P mutual capacitance scans and other types of self capacitance scans) may also be made depending on configuration.


Mutual capacitance touch data is used wherever possible to classify touches as this has a greater resolution than self capacitance measurements and provides positional information on touches. For this reason, multiple touches can only be determined by mutual capacitance touch data. In Self Capacitance Touch Default mode, if the self capacitance touch processing detects multiple touches, touchscreen processing is skipped until mutual capacitance touch data is available.

Self capacitance and P2P mutual capacitance measurements allow for the detection of touches in extreme scenarios, such as thick glove touches, when single-ended mutual capacitance touch detection alone may miss touches.

- **Display Noise Cancellation** A combination of analog circuitry, hardware noise processing, and firmware combats display noise without requiring additional listening channels or synchronization to display timing. This enables the use of shieldless touch sensor stacks, including touch-on-lens.
- Noise filtering Hardware noise processing in the capacitive touch engine provides enhanced autonomous
  filtering and allows a broad range of noise profiles to be handled. The result is good performance in the presence
  of LCD noise.
- Noise Equalization Equalizes the measurements data used by the system for touch processing, on a per Y-line basis. This reduces the amount of noise seen on the mutual capacitance single-ended and mutual capacitance P2P measurements.
- **Processing power** The main CPU has two companion microsequencer coprocessors under its control consuming low power. This system allows the signal acquisition, preprocessing and postprocessing to be partitioned in an efficient and flexible way.
- Interpreting user intention The Microchip hybrid mutual and self capacitance method provides unambiguous
  multitouch performance. Algorithms in the mXT2113TD-AB provide optimized touchscreen position filtering for the
  smooth tracking of touches, responding to a user's intended touches while preventing false touches triggered by
  ambient noise, conductive material on the sensor surface, such as moisture, or unintentional touches from the
  user's resting palm or fingers.


# 2.0 SCHEMATICS

# 2.1 144-lead LQFP – I<sup>2</sup>C Mode



See Section 2.3 "Schematic Notes".

# 2.2 144-lead LQFP - SPI Mode



See Section 2.3 "Schematic Notes".

#### 2.3 Schematic Notes

#### 2.3.1 POWER SUPPLY

The sense and I/O pins are supplied by the different power rails, as listed in "Pin configuration" on page 3.

#### 2.3.2 DECOUPLING CAPACITORS

All decoupling capacitors must be X7R or X5R and placed less than 5 mm away from the pins for which they act as bypass capacitors. Pins of the same type can share a capacitor provided no pin is more than 10 mm from the capacitor.

The schematics on the previous pages show the capacitors required. The parallel combination of capacitors is recommended to give high and low frequency filtering, which is beneficial if the voltage regulators are likely to be some distance from the device (for example, if an active tail design is used). Note that this requires that the voltage regulator supplies for AVdd, Vdd and VddIO are clean and noise free. It also assumes that the track length between the capacitors and on-board power supplies is less than 50 mm.

The number of base capacitors can be reduced if the pinout configuration means that sharing a bypass capacitor is possible (subject to the distance between the pins satisfying the conditions above and there being no routing difficulties).

#### 2.3.3 PULL-UP RESISTORS

The pull-up resistors shown in the schematics are suggested typical values and may be modified to meet the requirements of an individual customer design.

This applies, in particular, to the pull-up resistors on the  $I^2C$  SDA and SCL lines (shown on the schematic), as the values of these resistors depend on the voltage and the speed of the  $I^2C$  interface. See Section 13.11 "Host I2C Specification" for the specification of the  $I^2C$  interface on the mXT2113TD-AB.

#### 2.3.4 VDDCORE

VddCore is internally generated from the Vdd power supply. To guarantee stability of the internal voltage regulator, one or more external decoupling capacitors are required.

#### 2.3.5 XVDD

XVdd power can be supplied using one of the following methods (see the following sections):

- From the same regulator as the Vdd supply (3.3V)
- From an external regulated XVdd supply (3.3V to 8.5V)
- From an external Voltage Booster, regulated by the mXT2113TD-AB (configurable predefined voltages from 3.3V to 8.5V)

**NOTE** The CTE Configuration T46 XVOLTAGE and ADCCTRL fields must be configured to match the nominal XVDD pin voltage.

#### 2.3.5.1 XVdd Supplied directly from the Vdd supply

To use the XVdd supplied directly from the Vdd supply, connect XVDD to the Vdd (3.3V) supply, and leave VREGBOOST open circuit or connected to a test point. Connection to a test point is preferred and is recommended by Microchip. No other circuit is required.

The device must be configured correctly by setting the XVOLTAGE DISHVBOOST parameter to 1 in the CTE Configuration T46 object.

#### 2.3.5.2 XVdd Supplied from an External Regulated Supply

To use the XVdd supplied from an external regulated supply, connect XVDD to the external regulated supply (3.3V to 8.5V), and leave VREGBOOST open circuit or connected to a test point. Connection to a test point is preferred and is recommended by Microchip. No other circuit is required.


The device must be configured correctly by setting the XVOLTAGE DISHVBOOST parameter to 1 in the CTE Configuration T46 object.

# 2.3.5.3 XVdd from the Voltage Booster

The mXT2113TD-AB can use an inductive boost supply to create the high-voltage XVdd rail from the nominal 3.3V Vdd supply. To do this, the XVDD and VREGBOOST pins are connected to the booster circuit as shown in Figure 2-1.

The circuit shown in Figure 2-1 is designed to produce a high-voltage supply capable of supplying up to 50 mA at 8.5V. Two frequency modes are supported so that it is possible to avoid interference with other functions. By default, the circuit operates at a nominal frequency of 2.5 MHz, in which case L1 in Figure 2-1 should be a 10 µH part. It is also possible to operate in a low-frequency mode (nominally 470 kHz), in which case a 47 µH part should be used instead.

FIGURE 2-1: XVDD VOLTAGE BOOSTER CIRCUIT



- Note 1: Do not fit capacitor Cboost, but make provision for it next to the VREGBOOST pin. This capacitor may be required to minimize RF noise issues.
  - 2: L1 is a 10 μH inductor to run the Voltage Booster in high frequency mode, and a 47 μH inductor to run the Voltage Booster in low frequency mode.

The duty cycle is controlled by the mXT2113TD-AB to keep the XVdd voltage within specification. The mark: space ratio of the VREGBOOST signal is automatically adjusted in integer steps from 1/22 (4.5%) up to 19/22 (86%): where the load is light, pulse skipping is used to avoid the voltage drifting too high.

To use the voltage booster, the XVOLTAGE DISHVBOOST parameter in the CTE Configuration T46 object must be set to 0, and XVOLTAGE HVBOOSTLVL set to the desired boost target voltage. In addition, the CTE Configuration T46 XVOLTAGE LFHVBOOSTEN parameter must be set to the nominal frequency at which the circuit is operating (0 = 2.5 MHz, 1 = 470 kHz).

Particular attention must be paid to the selection of the inductor L1, diode D1 and transistor Q1. These must be rated/qualified for automotive applications, and must comply over process/voltage/temperature with the specifications shown in Table 2-1. Note that component manufacturer datasheets and design guidance must be followed.

TABLE 2-1: XVDD VOLTAGE PARTS SPECIFICATION

	Specification  Ameter Min Max						
Parameter			Notes				
Transistor (Q1)	Transistor (Q1)						
t <sub>d</sub> (off)		20 ns	To ensure that the FET switches off during space period				
V <sub>GS</sub> (th)		(0.7*VddIO – 0.5V)	To ensure the FET is properly switched on by a maXTouch logic "1"				
R <sub>DS</sub> (on)		7.5Ω					
I <sub>D</sub> (on)	250 mA						
BV <sub>DSS</sub>	18V		Drain-Source Breakdown voltage				
C <sub>Iss</sub>		110 pF					

TABLE 2-1: XVDD VOLTAGE PARTS SPECIFICATION (Continued)

	Specification			
Parameter	Min	Max	Notes	
Inductor (L1)				
Inductance	10 μH (·	+/-20%)	Frequency = 2.5 MHz (CTE Configuration T46 XVOLTAGE LFHVBOOSTEN = 0)	
	47 μH (·	+/-20%)	Frequency = 470 kHz (CTE Configuration T46 XVOLTAGE LFHVBOOSTEN = 1)	
DC resistance		1.8Ω		
Rated current	225 mA			
Schottky Diode (D1)				
V <sub>R</sub>	30V			
P <sub>F</sub>	200 mW			
I <sub>F</sub> (continuous)	200 mA		I <sub>F</sub> or I <sub>FRM</sub> may be specified	
I <sub>FRM</sub> (non continuous)	300 mA		(waveform is periodic, not DC)	
I <sub>R</sub>		2 μΑ		
t <sub>rr</sub>		5 ns		
V <sub>F</sub>	Schottky-type diode reco	mmended due to low	ver VF, but silicon diodes acceptable as long as I <sub>F</sub> and P <sub>F</sub> are	

NOTE

While the external circuit shown in Figure 2-1, and the parameters described in Table 2-1, aim to provide complete and accurate information for correct operation. The customer must conduct their own testing to ensure that the device, along with all external components, meets their specific requirements and is suitable for their application.

# 2.3.6 CHG LINE

The CHG line is an active-low, open-drain output that is used as an interrupt to alert the host that an OBP message is pending and ready to be read.

See Section 8.7 "CHG Line" and Section 9.2.1 "CHG Line" for more information.

#### 2.3.7 DRIVEN SHIELD LINE

The driven shield line (DS0) should be used to shield the X/Y sense lines. Specifically, the driven shield line acts as a driven shield in self capacitance operation. See Section 10.4 "Driven Shield Line" for more details.

#### 2.3.8 MULTIPLE FUNCTION PINS

Some pins may have multiple functions. In this case, only one function can be chosen and the circuit should be designed accordingly.

#### 2.3.9 VSYNC AND HSYNC PINS

The mXT2113TD-AB has two synchronization pins: VSYNC for frame synchronization and HSYNC for pulse synchronization.

#### 2.3.10 GPIO PINS

The mXT2113TD-AB has 7 GPIO pins. The pins can be set to be either an input or an output, as required, using the GPIO Configuration T19 object.

If a GPIO pin is unused, it should be handled as identified in "Pin configuration" on page 3. The pin should also be given a defined state by the GPIO Configuration T19 object.

By default, the GPIO pins are set to be inputs so if a pin is not used, and is left configured as an input, it should be connected to GND through a resistor. Alternatively, the internal pull-up resistor should be enabled (in the GPIO Configuration T19 object) to pull up the pin. Note that this does not apply if a GPIO pin is shared with a debug line; see Section 2.3.11 "SPI Debug Interface" for advice on how to treat an unused GPIO pin in this case.

Alternatively, the GPIO pin can be set as an output low using the GPIO Configuration T19 object and left open. This second option avoids any problems should the pin accidentally be configured as output high at a later date.

If the GPIO Configuration T19 object is not enabled for use, the GPIO pins cannot be used for GPIO purposes, although any alternative function can still be used.

Some GPIO pins have alternative functions or other restrictions. In particular, if an alternative function is used then this takes precedence over the GPIO function, and the pin cannot be used as a GPIO pin. Note the following restrictions:

• The SPI Debug Interface functionality is shared with some of the GPIO pins. See Section 2.3.11 "SPI Debug Interface" for more details on the SPI Debug Interface and how to handle these pins if they are totally unused.

#### 2.3.11 SPI DEBUG INTERFACE

The DBG\_CLK, DBG\_DATA and DBG\_SS lines form the SPI Debug Interface. These pins should be routed to test points on all designs, such that they can be connected to external hardware during system development and for debug purposes. See also Section 12.1 "SPI Debug Interface".

The debug lines may share pins with other functionality. If the circuit is designed to use the SPI Debug Interface, then any alternative functionality cannot be used. Specifically:

- The DBG SS line shares functionality with GPIO6; therefore GPIO6 cannot be used if the DBG SS line is in use.
- The pull-up resistor for DBG\_SS in the schematics is optional and should be present only if the line is used as DBG\_SS.

The DBG\_CLK, DBG\_DATA and DBG\_SS lines should not be connected to power or GND. For this reason, where these pins are shared with GPIO pins and they are totally unused (that is, they are not being used as debug or GPIO pins), they should be set as outputs using the GPIO Configuration T19 object.

#### 3.0 TOUCHSCREEN BASICS

#### 3.1 Sensor Construction

A touchscreen is usually constructed from a number of transparent electrodes. These are typically on a glass or plastic substrate. They can also be made using non-transparent electrodes, such as copper or carbon. Electrodes are constructed from Indium Tin Oxide (ITO) or metal mesh. Thicker electrodes yield lower levels of resistance (perhaps tens to hundreds of  $\Omega$ /square) at the expense of reduced optical clarity. Lower levels of resistance are generally more compatible with capacitive sensing. Thinner electrodes lead to higher levels of resistance (perhaps hundreds of  $\Omega$ /square) with some of the best optical characteristics.

Interconnecting tracks in ITO can cause problems. The excessive RC time constants formed between the resistance of the track and the capacitance of the electrode to ground can inhibit the capacitive sensing function. In such cases, the tracks should be replaced by screen printed conductive inks (non-transparent) outside the touchscreen viewing area.

# 3.2 Electrode Configuration

The specific electrode designs used in Microchip touchscreens are the subject of various patents and patent applications. Further information is available on request.

The device supports various configurations of electrodes as summarized in Section 4.0 "Sensor Layout".

# 3.3 Scanning Sequence

All nodes are scanned in sequence by the device. Where possible, there is a parallelism in the scanning sequence to improve overall response time. The nodes are scanned by measuring capacitive changes at the intersections formed between the first drive (X) line and all the receive (Y) lines. Then the intersections between the next drive line and all the receive lines are scanned, and so on, until all X and Y combinations have been measured.

The device can be configured in various ways. It is possible to disable some nodes so that they are not scanned at all. This can be used to improve overall scanning time.

#### 3.4 Touchscreen Sensitivity

#### 3.4.1 ADJUSTMENT

Sensitivity of touchscreens can vary across the extents of the electrode pattern due to natural differences in the parasitic capacitance of the interconnections, control chip, and so on. An important factor in the uniformity of sensitivity is the electrode design itself. It is a natural consequence of a touchscreen pattern that the edges form a discontinuity and hence tend to have a different sensitivity. The electrodes at the edges do not have a neighboring electrode on one side and this affects the electric field distribution in that region.

A sensitivity adjustment is available for the whole touchscreen. This adjustment is a basic algorithmic threshold that defines when a node is considered to have enough signal change to qualify as being in detect.

#### 3.4.2 MECHANICAL STACKUP

The mechanical stackup refers to the arrangement of material layers that exist above and below a touchscreen. The arrangement of the touchscreen in relation to other parts of the mechanical stackup has an effect on the overall sensitivity of the screen. The maXTouch technology has an excellent ability to operate in the presence of ground planes close to the sensor. The sensitivity of the maXTouch technology is attributed more to the interaction of the electric fields between the transmitting (X) and receiving (Y) electrodes than to the surface area of these electrodes. For this reason, stray capacitance on the X or Y electrodes does not strongly reduce sensitivity.

Front panel dielectric material has a direct bearing on sensitivity. The thicker the front panel, the lower the signal-tonoise ratio of the measured capacitive changes and hence the lower the resolution of the touchscreen. In general, glass front panels are near optimal because they conduct electric fields almost twice as easily as plastic panels.

**NOTE** Care should be taken using ultra-thin glass panels as retransmission effects can occur, which can significantly degrade performance.

#### 4.0 SENSOR LAYOUT

**NOTE** The specific electrode designs used in Microchip touchscreens may be the subject of various patents and patent applications. Further information is available on request.

#### 4.1 Electrodes

The device supports various configurations of touch electrodes as summarized below:


- Touchscreen: 1 touchscreen panel occupies a rectangular matrix of up to 33 X × 64 Y lines maximum (subject to other configurations).
- Keys: Up to 32 keys in an X/Y grid (consisting of 2 Key Arrays of up to 16 keys each), with each node (X/Y intersection) forming a key within each array.

The physical sensor matrix is configured using one or more touch objects. It is not mandatory to have all the allowable touch objects on the device enabled, nor is it mandatory to use all the rows and columns on the matrix, so objects that are not required can be left disabled (default).

# 4.2 Sensor Matrix Layout

An example layout is shown in Figure 4-1.

FIGURE 4-1: EXAMPLE LAYOUT



When designing the physical layout of the touch panel, the following rules must be obeyed:

#### General layout rules:

- Each touch object should be a regular rectangular shape in terms of the lines it uses, even if individual nodes are missing on the touchscreen.
- If a non-rectangular touchscreen is required, the Ignore Nodes T141 and Ignore Nodes Controller T145 objects can be used to exclude missing nodes from touch measurements.
- Although each touch object must use a contiguous block of X or Y lines, there can be gaps between the blocks of X and Y lines used for the different touch objects (or different instances of the touch objects)

#### Additional layout rules for Multiple Touch Touchscreen T100:

- The Multiple Touch Touchscreen T100 object *must* start at (X0, Y0).
- The Multiple Touch Touchscreen T100 object cannot share an X or Y line with another touch object (for example, a Key Array T15).
- The touchscreen must contain a minimum of 3 X lines. If Dual X Drive is enabled for use in the Noise Suppression T72 object, the minimum is 4 X lines.
- The touchscreen must contain a minimum of 3 Y lines.

#### Additional layout rules for Key Array T15:

- An instance of the Key Array must occupy higher X and Y lines than those used by the Multiple Touch Touchscreen T100 object.

- An instance of the Key Array T15 object cannot share an X or Y line with the Multiple Touch Touchscreen T100 object. However, an instance of the Key Array T15 object can share any number of X or Y lines with another instance of the Key Array T15 object.

#### 4.3 Touchscreen Size

Table 4-1 lists some typical screen size and electrode pitch combinations to achieve various touchscreen aspect ratios.

TABLE 4-1: TYPICAL SCREEN SIZES

.,						
				Screen Diag	onal (Inches)	
Aspect Ratio	Matrix Size	Node Count	5 mm Pitch	5.5 mm Pitch	6 mm Pitch	6.5 mm Pitch
Single Touchscr	een <sup>(1)</sup>					
16:10	X = 33, Y = 53	1749	12.3	13.5	14.8	16.0
16:9	X = 33, Y = 59	1947	13.3	14.6	16.0	17.3
2:1	X = 32, Y = 64	2048	14.1	15.5	16.9	18.3

**Note** 1: The figures given in the table are for a Touchscreen and show the largest node count possible to achieve the desired aspect ratio. No provision has been made for a Key Array.

#### 4.4 Driven Shield Line

The driven shield line (DS0) should be used to shield the X/Y sense lines. See Section 10.4 "Driven Shield Line" for more details.


#### 5.0 POWER-UP / RESET REQUIREMENTS

#### 5.1 Power-on Reset

There is an internal Power-on Reset (POR) in the device.

If an external reset is to be used the device must be held in RESET (active low) while the digital (Vdd), analog (AVdd) and digital I/O (VddIO) power supplies are powering up. The supplies must have reached their nominal values before the RESET signal is deasserted (that is, goes high). This is shown in Figure 5-1. See Section 13.2 "Recommended Operating Conditions" for nominal values for the power supplies to the device.

FIGURE 5-1: POWER SEQUENCING ON THE MXT2113TD-AB



Note:

- 1) When using external RESET at power-up, VddIO must not be enabled after Vdd.
  2) If XVdd is powered from an external supply (not connected to Vdd), XVdd should be powered up after Vdd and must obey the rate-of-rise specification. If XVdd is
- be powered up after Vdd and must obey the rate-of-rise specification. If XVdd is connected directly to Vdd (3.3V), the two supplies can be brought up together.

# **CAUTION!** XVdd must not be grounded when Vdd is active as damage to the device may result.

When using a boosted external XVdd power supply, Vdd must be applied to the device before the external XVdd supply to ensure that the different power domains in the device are initialized correctly. Typically this can be done by connecting the enable pin of the Switched-Mode Power Supply (SMPS) supplying XVdd to a 10  $k\Omega$  pull-up resistor connected to the Vdd, but the XVdd can be controlled separately by the host, if required.

If XVdd is not boosted, XVdd can be connected directly to Vdd to supply 3.3 V, in which case the two supplies can be brought up together.

It is recommended that customer designs include the capability for the host to control all the maXTouch power supplies and pull the RESET line low.

After power-up, the device typically takes 93 ms to 675 ms before it is ready to start communications, depending on the configuration.


NOTE

Device initialization will not complete until after all the power supplies are present. If any power supply is not present, internal initialization stalls and the device will not communicate with the host.

If the RESET line is released before the AVdd or external XVDD supply has reached its nominal voltage (see Figure 5-2), then some additional operations need to be carried out by the host. There are two options open to the host controller:

- Start the part in Deep Sleep mode and then send the command sequence to set the cycle time to wake the part
  and allow it to run normally. Note that in this case a calibration command is also needed.
- · Send a RESET command.

FIGURE 5-2: POWER SEQUENCING ON THE MXT2113TD-AB – LATE RISE ON AVDD OR XVDD



## 5.2 Hardware Reset

The RESET pin can be used to reset the device whenever necessary. The RESET pin must be asserted low for at least 90 ns to cause a reset. After the host has released the RESET pin, the device typically takes 92 ms to 675 ms before it is ready to start communications, depending on the configuration. It is recommended to connect the RESET pin to a host controller to allow the host to initiate a full hardware reset without requiring the mXT2113TD-AB to be powered down.

**WARNING** 

The device should be reset only by using the  $\overline{\text{RESET}}$  line. If an attempt is made to reset by removing the power from the device without also sending the signal lines low, power will be drawn from the communication and I/O lines and the device will not reset correctly.

Make sure that any lines connected to the device are below or equal to Vdd during power-up and power-down. For example, if RESET is supplied from a different power domain to the VDDIO pin, make sure that it is held low when Vdd is off. If this is not done, the RESET signal could parasitically couple power via the RESET pin into the Vdd supply.

NOTE The voltage level on the RESET pin of the device must never exceed VddIO (digital supply voltage).

#### 5.3 Software Reset

A software RESET command (using the Command Processor T6 object) can be used to reset the device. A software reset typically takes 113 ms to 695 ms before it is ready to start communications, depending on the configuration.

The reset flag is set in the Command Processor T6 object message data to indicate to the host that it has just completed a reset cycle. This bit can be used by the host to detect any unexpected brownout events. This allows the host to take any necessary corrective actions, such as reconfiguration.

# 5.4 CHG Line

After the device has reset, it asserts the CHG line to signal to the host that a message is available.

#### NOTE

The  $\overline{\text{CHG}}$  line is briefly set (~100 ms) as an input during power-up or reset. It is therefore particularly important that the line should be allowed to float high via the  $\overline{\text{CHG}}$  line pull-up resistor during this period: it should never be driven by the host (see Section 13.6.4 "Reset Timings").


At power-on, the device can be configured to perform self tests (using the Self Test Control T10 object) to check for faults in the device.

# 5.5 Power-up and Reset Sequence – VddIO Enabled after Vdd

The power-up sequence that can be used in applications where VddIO must be powered up after Vdd, is shown in Figure 5-3.

In this case the communication interface to the maXTouch device is not driven by the host system. The RESET and CHG lines are connected to VddIO using suitable pull-up resistors. Vdd is powered up, followed by VddIO, no more than 10 ms after Vdd. Due to the pull-up resistors, RESET and CHG lines will rise with VddIO. The internal POR system ensures reliable boot up of the device and the CHG line will go low approximately 93 ms to 675 ms (depending on the configuration) after Vdd to notify the host that the device is ready to start communication.

# FIGURE 5-3: POWER-UP SEQUENCE



Note 1: Depends on configuration

#### 6.0 DETAILED OPERATION

#### 6.1 Touch Detection

The mXT2113TD-AB allows for both mutual and self capacitance measurements, with the self capacitance measurements being used to augment the mutual capacitance measurements to produce reliable touch information.

When self capacitance measurements are enabled, touch classification is achieved using both mutual and self capacitance touch data. This has the advantage that both types of measurement systems can work together to detect touches under a wide variety of circumstances.

Mutual capacitance touch data is used wherever possible to classify touches as this has greater granularity than self capacitance measurements and provides positional information on touches.

Self capacitance measurements, on the other hand, allow for the detection of single touches in extreme cases, such as single thick glove touches, when touches can only be detected by self capacitance data and may be missed by mutual capacitance touch detection.

# 6.2 Operational Modes

The device operates in two modes: **Active** (touch detected) and **Idle** (no touches detected). Both modes operate as a series of burst cycles. Each cycle consists of a short burst (during which measurements are taken) followed by an inactive sleep period. The difference between these modes is the length of the cycles. Those in idle mode typically have longer sleep periods. The cycle length is configured using the IDLEACQINT and ACTVACQINT settings in the Power Configuration T7. In addition, an *Active to Idle Timeout* setting is provided.

# 6.3 Detection Integrator

The device features a touch detection integration mechanism. This acts to confirm a detection in a robust fashion. A counter is incremented each time a touch has exceeded its threshold and has remained above the threshold for the current acquisition. When this counter reaches a preset limit the sensor is finally declared to be touched. If, on any acquisition, the signal is not seen to exceed the threshold level, the counter is cleared and the process has to start from the beginning.

The detection integrator is configured using the appropriate touch objects (Multiple Touch Touchscreen T100, Key Array T15).

# 6.4 Sensor Acquisition

The charge time for mutual capacitance measurements is set using the Acquisition Configuration T8 object. The device combines a number of factors together to arrive at the total acquisition time for one drive line (that is, one X line for mutual capacitance acquisitions or one axis for self capacitance acquisitions).

The following constraints apply on the mXT2113TD-AB:

- The per X line mutual capacitance touch measurement and the per axis self capacitance measurement should not exceed 2 ms. Furthermore, the total acquisition time for the sensor as a whole must not exceed 250 ms. In the event of a timeout, a SIGERR may be reported.
- The high and low pulse periods must not exceed 18.63 µs each. This means that the maximum possible burst period is 37.26 µs (that is, a minimum frequency of 26.84 kHz). In addition, the burst period must not be less than 4 µs (that is, a maximum frequency of 250 kHz).

Unpredictable system behavior might occur if any of the above constraints are not met.

Care should be taken to configure all the objects that can affect the measurement timing (for example, drift and noise measurement interval settings) so that these limits are not exceeded.

#### 6.5 Calibration

Calibration is the process by which a sensor chip assesses the background capacitance on each node. Calibration occurs in a variety of circumstances, for example:

- When determined by the mutual capacitance recalibration process, as controlled by the Acquisition Configuration T8 object
- When determined by the self capacitance recalibration process, as controlled by the Self Capacitance Configuration T111 object
- · When the Retransmission Compensation T80 object detects calibrated-in moisture has been removed
- Following a Self Capacitance Global Configuration T109 Tune command
- · When the host issues a recalibrate command
- · When certain configuration settings are changed

# 6.6 Digital Filtering and Noise Suppression

The mXT2113TD-AB supports on-chip filtering of the acquisition data received from the sensor. Specifically, the Noise Suppression T72 object provides an algorithm to suppress the effects of noise. This algorithm can automatically adjust some of the acquisition parameters during operation to filter the Analog-to-Digital Conversions (ADCs) received from the sensor.

Additional noise suppression is provided by the Self Capacitance Noise Suppression T108 object. Similar in both design and configuration to the Noise Suppression T72 object, the Self Capacitance Noise Suppression T108 object is the noise suppression interface for self capacitance touch measurements.

Noise suppression is triggered when a noise source is detected.

- The host driver code can indicate when a noise source is present.
- The noise suppression is also triggered based on the noise levels detected using internal line measurements. The Noise Suppression T72 and Self Capacitance Noise Suppression T108 object select the appropriate controls to suppress the noise present in the system.

#### 6.7 Shieldless Support and Display Noise Suppression

The mXT2113TD-AB can support shieldless sensor design even with a noisy LCD.

The Optimal Integration feature is not filtering as such, but enables the user to use a shorter integration window. The integration window optimizes the amount of charge collected against the amount of noise collected, to ensure an optimal SNR. This feature also benefits the system in the presence of an external noise source. This feature is configured using the Shieldless T56 object.

Display noise suppression allows the device to overcome display noise simultaneously with external noise. This feature is based on filtering provided by the Lens Bending T65 object (see Section 6.11 "Lens Bending").

#### 6.8 Retransmission Compensation

The device can limit the undesirable effects on the mutual capacitance touch signals caused by poor device coupling to ground, such as poor sensitivity and touch break-up. This is achieved using the Retransmission Compensation T80 object. This object can be configured to allow the touchscreen to compensate for signal degradation due to these undesirable effects. If self capacitance measurements are also scheduled, the Retransmission Compensation T80 object will use the resultant data to enhance the compensation process.

The Retransmission Compensation T80 object is also capable of compensating for water presence on the sensor if self capacitance measurements are scheduled. In this case, both mutual capacitance and self capacitance measurements are used to detect moisture and then, once moisture is detected, self capacitance measurements are used to detect single touches in the presence of moisture.

#### 6.9 Electromagnetic Interference Reduction

The mXT2113TD-AB has the following mechanisms to help reduce Electromagnetic Interference (EMI) and other emissions and ensure that the user's product operates within the desired EMC limits:

Spread Spectrum – Varies the burst frequency on each mutual capacitance measurement pulse to spread the
electromagnetic energy over the frequency domain. This feature is configured by the CTE Configuration T46
object.

- Configurable Voltage Reference Mode Allows for the selection of voltage swing of the self capacitance measurements. This feature is configured by the Self Capacitance Global Configuration T109 object.
- Input Buffer Power Configuration Controls the positive/negative drive strength of the Input Buffer for self capacitance measurements. This feature is configured by the Self Capacitance Global Configuration T109 object.
- Configurable Input Amplifier Bias Controls the Input Amplifier Bias. This feature is configured by the Self Capacitance Global Configuration T109 object.
- Configurable Wave Shaping Controls the voltage modulation on self capacitance scans allows wave shaping
  of the edge for EMC harmonic control. This feature is configured by the Self Capacitance Voltage Modulation T133
  object.

# 6.10 Grip Suppression

The device has grip suppression functionality to suppress false detections from a user's grip.

Grip suppression works by specifying a boundary around a touchscreen, within which touches can be suppressed whilst still allowing touches in the center of the touchscreen. This ensures that an accidental hand touch on the edge is suppressed while still allowing a "real" (finger) touch towards the center of the screen. Mutual capacitance grip suppression is configured using the Grip Suppression T40 object.

Self Capacitance grip suppression works by looking for characteristic shapes in the self capacitance measurement along the touchscreen boundary, and thereby distinguishing between a grip and a touch further into the sensor. Self capacitance grip suppression is configured using the Self Capacitance Grip Suppression T112 object.

# 6.11 Lens Bending

The device supports algorithms to eliminate disturbances from the measured signal.

When the sensor suffers from the screen deformation (lens bending) the signal values acquired by normal procedure are corrupted by the disturbance component (bend). The amount of bend depends on:

- · The mechanical and electrical characteristics of the sensor
- The amount and location of the force applied by the user touch to the sensor
- The Lens Bending T65 object measures the bend component and compensates for any distortion caused by the bend. As the bend component is primarily influenced by the user touch force, it can be used as a secondary source to identify the presence of a touch. The additional benefit of the Lens Bending T65 object is that it will eliminate LCD noise as well.

#### 6.12 Glove Detection

The device has glove detection algorithms that process the measurement data received from the touchscreen classifying touches as potential gloved touches.

The Glove Detection T78 object is used to detect glove touches. In Normal Mode the Glove Detection T78 object applies vigorous glove classification to small signal touches to minimize the effect of unintentional hovering finger reporting. Once a gloved touch is found, the Glove Detection T78 object can enter Glove Confidence Mode. In this mode the device expects the user to be wearing gloves so the classification process is much less stringent.

# 6.13 Unintentional Touch Suppression

The Touch Suppression T42 object provides a mechanism to suppress false detections from unintentional touches from a large body area, such as from a palm. The Touch Suppression T42 object also provides Maximum Touch Suppression to suppress all touches if more than a specified number of touches has been detected.

# 6.14 Adjacent Key Suppression Technology

Adjacent Key Suppression (AKS) technology is a patented method used to detect which touch object (Multiple Touch Touchscreen T100 or Key Array T15) is touched, and to suppress touches on the other touch objects, when touch objects are located close together.

# mXT2113TD-AB 5.0

The device has two levels of AKS:

- The first level works between the touch objects (Multiple Touch Touchscreen T100 and Key Array T15). The touch
  objects are assigned to AKS groups. If a touch occurs within one of the touch objects in a group, then touches
  within other objects inside that group are suppressed. For example, if a touchscreen and a Key Array are placed in
  the same AKS group, then a touch in the touchscreen will suppress touches in the Key Array, and vice versa.
  Objects can be in more than one AKS group.
- The second level of AKS is internal AKS within an individual Key Array object. If internal AKS is enabled, then when one key is touched, touches on all the other keys within the Key Array are suppressed. Note that internal AKS is not present on other types of touch objects.

#### 7.0 HOST COMMUNICATIONS

Communication between the mXT2113TD-AB and the host is achieved using one of the following interfaces:

- I<sup>2</sup>C (see Section 8.0 "I2C Communications")
- SPI (see Section 9.0 "SPI Communications")

Either host interface can be used, depending on the needs of the user's project, but only one host interface can be used in any one design.

# 7.1 Host Communication Mode Selection – COMMSEL Pin

The selection of the mXT2113TD-AB host interface is determined by connecting the COMMSEL pin according to Table 7-1.

TABLE 7-1: HOST INTERFACE SELECTION

COMMSEL	Interface Selected
Connected to GND	SPI
Pulled up to VddIO (1)	l <sup>2</sup> C

Note 1: Requires an external pull-up resistor; see Section 2.0 "Schematics" for details

# 7.2 I<sup>2</sup>C Address Selection – ADDSEL Pin

The mXT2113TD-AB  $I^2$ C address is selected by connecting the ADDSEL pin according to Table 7-2.

TABLE 7-2: I<sup>2</sup>C ADDRESS SELECTION

ADDSEL	I <sup>2</sup> C Address
Connected to GND	0x4A
Pulled up to VddIO (1)	0x4B

Note 1: Requires an external pull-up resistor.

# 8.0 I<sup>2</sup>C COMMUNICATIONS

Communication between the mXT2113TD-AB and the host controller can be carried out over the I<sup>2</sup>C interface.

The  $I^2C$  interface is used in conjunction with the  $\overline{CHG}$  line. The  $\overline{CHG}$  line going active signifies that a new data packet is available. This provides an interrupt-style interface and allows the device to present data packets when internal changes have occurred. See Section 8.7 "CHG Line" for more information.

# 8.1 I<sup>2</sup>C Addresses

The mXT2113TD-AB supports two  $I^2C$  device addresses: 0x4A and 0x4B. The selection of the address (and the communication mode) is described in Section 7.2 " $I^2C$  Address Selection – ADDSEL Pin".

The I<sup>2</sup>C address is shifted left to form the SLA+W or SLA+R address when transmitted over the I<sup>2</sup>C interface, as shown in Table 8-1.

TABLE 8-1: FORMAT OF SLA+W/SLA+R

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Address: 0x4A or 0x4B						


# 8.2 Writing To the Device

An I<sup>2</sup>C WRITE cycle consists of the following bytes:

START	1 bit	I <sup>2</sup> C START condition
SLA+W	1 byte	I <sup>2</sup> C address of the device (see Section 8.1 "I2C Addresses")
Address (LSByte, MSByte)	2 bytes	Address of the location at which the data writing starts. This address is stored as the address pointer.
Data	0 or more bytes	The actual data to be written. The data is written to the device, starting at the location of the address pointer. The address pointer returns to its starting value when the I <sup>2</sup> C STOP condition is detected.
CRC (optional)	1 byte	An optional 8-bit CRC that includes all the bytes that have been sent, including the two address bytes, but not the SLA+W byte. If the device detects an error in the CRC during a write transfer, a COMSERR fault is reported by the Command Processor T6 object.  See Section 8.3 "12C Writes in Checksum Mode" for more details
STOP	1 bit	I <sup>2</sup> C STOP condition

Figure 8-1 shows an example of writing four bytes of data to contiguous addresses starting at 0x1234.

#### FIGURE 8-1: EXAMPLE OF A FOUR-BYTE WRITE STARTING AT ADDRESS 0x1234




# 8.3 I<sup>2</sup>C Writes in Checksum Mode

In I<sup>2</sup>C checksum mode an 8-bit CRC is added to all I<sup>2</sup>C writes. The CRC is sent following the last data byte and before the STOP condition. All the bytes sent are included in the CRC, including the two address bytes. Any command or data sent to the device is processed even if the CRC fails.

To indicate that a checksum is to be sent in the write, the most significant bit of the MSByte of the write address is set to 1. For example, the  $I^2C$  command shown in Figure 8-2 writes a value of 150 (0x96) to address 0x1234 with a checksum. The address is changed to 0x9234 to indicate checksum mode.

#### FIGURE 8-2: EXAMPLE OF A WRITE TO ADDRESS 0x1234 WITH A CHECKSUM



# 8.4 Reading From the Device

Two I<sup>2</sup>C bus activities must take place to read from the device. The first activity is an I<sup>2</sup>C write to set the address pointer (LSByte then MSByte). The second activity is the actual I<sup>2</sup>C read to receive the data. The address pointer returns to its starting value when the read cycle NACK or STOP is detected.


It is not necessary to set the address pointer before every read. The address pointer is updated automatically after every read operation. The address pointer will be correct if the reads occur in order. In particular, when reading multiple messages from the Message Processor T5 object, the address pointer is automatically reset to the address of the Message Processor T5 object, in order to allow continuous reads (see Section 8.6.1 "Reading Status Messages with DMA").

The WRITE and READ cycles consist of a START condition followed by the  $I^2C$  address of the device (SLA+W or SLA+R respectively).


Figure 8-3 shows the I<sup>2</sup>C commands to read four bytes starting at address 0x1234.

#### FIGURE 8-3: EXAMPLE OF A FOUR-BYTE READ STARTING AT ADDRESS 0x1234

#### Set Address Pointer



#### **Read Data**



**NOTE** At least one data byte must be read during an I<sup>2</sup>C READ transaction; it is illegal to abort the transaction with an I<sup>2</sup>C STOP condition without reading any data.

# 8.5 I<sup>2</sup>C Reads in Checksum Mode

In I<sup>2</sup>C checksum mode an 8-bit CRC is added to all I<sup>2</sup>C reads. The CRC is sent following the last data byte and before the STOP condition. The CRC includes the Report Id and the data bytes.

To indicate that a checksum is to be sent in the read response, the most significant bit of the MSByte of the write address is set to 1. For example, to read from address 0x1234 with a checksum, the address is changed to 0x**9**234 to indicate checksum mode.


# 8.6 Reading a Message from the Message Processor T5 Object

An I<sup>2</sup>C read of the Message Processor T5 object contains the following bytes:

START	1 bit	I <sup>2</sup> C START condition.
SLA+R	1 byte	I <sup>2</sup> C address of the device (see Section 8.1 "I2C Addresses"). If a checksum is requested, the MSBit of the address is set to 1.
Report ID	1 byte	Message report ID.
Data	9 bytes	The message data (that is, the Message Processor T5 MESSAGE field).
CRC (optional)	1 byte	An 8-bit CRC (if requested) for the Message Processor T5 report ID and message data.  See Section 8.5 "I <sup>2</sup> C Reads in Checksum Mode" for more details on how to request a checksum.
STOP	1 bit	I <sup>2</sup> C STOP condition.

Figure 8-4 shows an example read from the Message Processor T5 object with a checksum. To read multiple messages using Direct Memory Access, see Section 8.6.1 "Reading Status Messages with DMA".

#### FIGURE 8-4: EXAMPLE READ FROM MESSAGE PROCESSOR T5 WITH A CHECKSUM



# 8.6.1 READING STATUS MESSAGES WITH DMA

The device facilitates the easy reading of multiple messages using a single continuous read operation. This allows the host hardware to use a Direct Memory Access (DMA) controller for the fast reading of messages, as follows:

- 1. The host uses a write operation to set the address pointer to the start of the Message Count T44 object, if necessary. Note that the STOP condition at the end of the read resets the address pointer to its initial location, so it may already be pointing at the Message Count T44 object following a previous message read. If a checksum is required on each message, the most significant bit of the MSByte of the read address must be set to 1.
- 2. The host starts the read operation of the message by sending a START condition.
- 3. The host reads the Message Count T44 object (one byte) to retrieve a count of the pending messages.
- 4. The host calculates the number of bytes to read by multiplying the message count by the size of the Message Processor T5 object. Note that the host should have already read the size of the Message Processor T5 object in its initialization code.

- Note that the size of the Message Processor T5 object as recorded in the Object Table includes the checksum. If a checksum has not been requested, one byte should be deducted from the size of the object. That is: number of bytes = count  $\times$  (size -1).
- 5. The host reads the calculated number of message bytes. It is important that the host does *not* send a STOP condition during the message reads, as this will terminate the continuous read operation and reset the address pointer. No START and STOP conditions must be sent between the messages.
- 6. The host sends a STOP condition at the end of the read operation after the last message has been read. The NACK condition immediately before the STOP condition resets the address pointer to the start of the Message Count T44 object.

Figure 8-5 shows an example of using a continuous read operation to read three messages from the device without a checksum. Figure 8-6 shows the same example with a checksum.

#### FIGURE 8-5: CONTINUOUS MESSAGE READ EXAMPLE – NO CHECKSUM

**Set Address Pointer** 

# START SLA+W LSB MSB STOP Address of Message Count T44 Object






FIGURE 8-6: CONTINUOUS MESSAGE READ EXAMPLE – I<sup>2</sup>C CHECKSUM MODE

Set Address Pointer





#### 8.7 CHG Line

The  $\overline{\text{CHG}}$  line is an active-low, open-drain output that is used as an interrupt to alert the host that the client is ready to send a response or that an OBP message is pending and ready to be read by the host. This provides the host with an interrupt-style interface with the potential for fast response times. It reduces the need for wasteful I<sup>2</sup>C communications.


NOTE The host should always use the CHG line as an indication that a message is ready to be read from the Message Processor T5 object; the host should never poll the device for messages.

The  $\overline{\text{CHG}}$  line should always be configured as an input on the host during normal usage. This is particularly important after power-up or reset (see Section 5.0 "Power-up / Reset Requirements").

A pull-up resistor is required to VddIO (see Section 2.0 "Schematics").

The  $\overline{\text{CHG}}$  line operates in two modes when it is used with I<sup>2</sup>C communications, as defined by the Communications Configuration T18 object.





In Mode 0 (edge-triggered operation):

- 1. The CHG line goes low to indicate that a message is present.
- 2. The CHG line goes high when the first byte of the first message (that is, its report ID) has been sent and acknowledged (ACK sent) and the next byte has been prepared in the buffer.
- 3. The STOP condition at the end of an I<sup>2</sup>C transfer causes the CHG line to stay high if there are no more messages. Otherwise the CHG line goes low to indicate a further message.

Note that Mode 0 also allows the host to continually read messages by simply continuing to read bytes back without issuing a STOP condition. Message reading should end when a report ID of 255 ("invalid message") is received. Alternatively the host ends the transfer by sending a NACK after receiving the last byte of a message, followed by a STOP condition. If there is another message present, the  $\overline{\text{CHG}}$  line goes low again, as in step 1. In this mode the state of the  $\overline{\text{CHG}}$  line does not need to be checked during the I $^2$ C read.

In Mode 1 (level-triggered operation):

- 1. The CHG line goes low to indicate that a message is present.
- 2. The CHG line remains low while there are further messages to be sent after the current message.
- 3. The CHG line goes high again only once the first byte of the last message (that is, its report ID) has been sent and acknowledged (ACK sent) and the next byte has been prepared in the output buffer.

Mode 1 allows the host to continually read the messages until the  $\overline{\text{CHG}}$  line goes high, and the state of the  $\overline{\text{CHG}}$  line determines whether or not the host should continue receiving messages from the device.

NOTE The state of the CHG line should be checked only between messages and not between the bytes of a message. The precise point at which the CHG line changes state cannot be predicted and so the state of the CHG line cannot be guaranteed between bytes.

The Communications Configuration T18 object can be used to configure the behavior of the  $\overline{\text{CHG}}$  line. In addition to the  $\overline{\text{CHG}}$  line operation modes described above, this object allows direct control over the state of the  $\overline{\text{CHG}}$  line.

#### 8.8 SDA and SCL

The  $I^2C$  bus transmits data and clock with SDA and SCL respectively. These are open-drain. The device can only drive these lines low or leave them open. The termination resistors (Rp) pull the line up to VddIO if no  $I^2C$  device is pulling it down.

The termination resistors should be chosen so that the rise times on SDA and SCL meet the  $I^2C$  specifications for the interface speed being used, bearing in mind other loads on the bus. For best latency performance, it is recommended that no other devices share the  $I^2C$  bus with the mXT2113TD-AB.

# 8.9 Clock Stretching

The mXT2113TD-AB supports clock stretching in accordance with the  $I^2C$  specification. It may also instigate a clock stretch if a communications event happens during a period when the mXT2113TD-AB is busy internally. The maximum clock stretch is 2 ms and typically less than 350  $\mu$ s.

The device has an internal bus monitor that can reset the internal  $I^2C$  hardware if either SDA or SCL is stuck low for more than 200 ms. This means that if a prolonged clock stretch of more than 200 ms is seen by the device, then any ongoing transfers with the device may be corrupted.

The bus monitor is enabled or disabled using the Communications Configuration T18 object.

#### 9.0 SPI COMMUNICATIONS

#### 9.1 Communications Protocol

Communication with the mXT2113TD-AB can be carried out over the Serial Peripheral Interface (SPI) using a host-client relationship, with the mXT2113TD-AB acting in client mode.

## 9.2 SPI Operation

The SPI uses four logic signals:

- Serial Clock (SCK) output from the host.
- Host Output, Client Input (MOSI) output from the host, input to the mXT2113TD-AB. Used by the host to send data to the mXT2113TD-AB.
- Host Input, Client Output (MISO) input to the host, output from the mXT2113TD-AB. Used by the mXT2113TD-AB to send data to the host.
- Serial Select (SS) active low output from the host.

In addition the following pin is used:

• Change Line (CHG) – active low input to the host, output from the mXT2113TD-AB. Used by the mXT2113TD-AB to indicate that a response is ready for transmission (see Section 9.2.1 "CHG Line") or that an OBP message is ready to be read.

The host pulls SS low at the start of the SPI transaction and it remains low until the end of the SPI transaction.

At each byte, the host generates 8 clock pulses on SCK. With these 8 clock pulses, a byte of data is transmitted from the host to the client over MOSI, most significant bit first.

Simultaneously a byte of data is transmitted from the client to the host over MISO, also most significant bit first.

The mXT2113TD-AB requires that the clock idles "high" (CPOL=1). The data on MOSI and MISO pins are set at the falling edges and sampled at the rising edges (CPHA=1). This is known as SPI Mode 3.

The mXT2113TD-AB SPI interface can operate at a SCK frequency of up to 8 MHz.

# NOTE

The SPI interface is used in half duplex mode, even though it is a full duplex communication bus by its nature. This simplifies the protocol, minimizes the CPU processing required and avoids possible timing critical scenarios. This means that only one of the two in/out data lines (MOSI or MISO) will be meaningful at a time. During a read operation, therefore, the host must transmit 0xFF bytes on the MOSI line while it is reading data from the device. Similarly, during a write operation, the host must ignore the data on the MISO line.

An SPI transaction is considered as initiated when the  $\overline{SS}$  line is asserted (active low) by the host and terminated when it is deasserted. The host can abort a transfer at any time by deasserting the  $\overline{SS}$  line.

## 9.2.1 CHG LINE

The CHG line is an active-low, open-drain output that is used as an interrupt to alert the host that the client is ready to send a response or that an OBP message is pending and ready to be read from the host.

NOTE

The host should always use the  $\overline{\text{CHG}}$  line as an indication that a message is ready to be read from the Message Processor T5 object; the host should never poll the device for messages.

The  $\overline{\text{CHG}}$  line must be handled by the host as a falling edge triggered line. It must not be a level triggered line. This avoids the situation in which the host initiates a new read/write operation (because the interrupt line is still asserted following a previous SPI transaction) but the target is not yet ready to handle it.

To prevent the host missing an interrupt, the target device can use a retriggering mechanism for the interrupt line. This guarantees that any pending message is always delivered. This mechanism must be enabled in the Communications Configuration T18 object.

#### 9.2.2 SPI PROTOCOL OPCODES

The allowed operations and responses codes used by the SPI protocol are shown in Table 9-1.

TABLE 9-1: SPI OPCODES

Name	Value	Operation		
Write Operation and Responses (see Section 9.3 "Write Operation and Responses")				
SPI_WRITE_REQ	0x01	Write operation request		
SPI_WRITE_OK	0x81	Write operation succeeded (response)		
SPI_WRITE_FAIL	0x41	Write operation failed (response)		
Read Operation and Responses (see Section 9.4 "Read Operation and Responses")				
SPI_READ_REQ	0x02	Read operation request		
SPI_READ_OK	0x82	Read operation succeeded (response)		
SPI_READ_FAIL	0x42	Read operation failed (response)		
General Responses (see Section 9.5 "General Operations")				
SPI_INVALID_REQ	0x04	Invalid operation (response)		
SPI_INVALID_CRC	0x08	Invalid Header CRC (response)		

All the responses reported in Table 9-1 require the Interrupt line to go from inactive (deasserted) to active (asserted) before the host can read a response following an SPI\_READ\_REQ or SPI\_WRITE\_REQ operation.

#### 9.2.3 SPI TRANSACTION HEADER

Every SPI transaction includes a 6-byte HEADER that has the format shown in Table 9-2.

TABLE 9-2: HEADER FORMAT

Byte	Field	Description	
0	Opcode	Op code for the transaction	
1	Address LSByte	The memory address of the client device where the host wants to write to or read from.	
2	Address MSByte		
3	Length LSByte	The number of bytes that the host wants to write to or read from the client device.	
4	Length MSByte		
5	Header CRC	8-bit CRC of the header information	

An 8-bit CRC is used to detect errors on the 5 bytes of the header (that is: Opcode, Address LSB, Address MSB, Length LSByte, Length MSByte) in order to prevent the writing to or reading from unwanted objects if the header gets corrupted during the SPI transfer. The 8-bit CRC algorithm is the same as that used to calculate the CRC for Message Processor T5 messages.


#### 9.3 Write Operation and Responses

The write operation and its responses allows the host to write to an object configuration area.

The flow and timing are shown in Figure 9-1.

Note that no detection mechanism is provided at the SPI network layer level on the data written, but the host can check the correctness of the data that is read back by using a checksum (see Section 9.3.2 "Requesting a Checksum on Writes"). This allows the host to detect whether the payload of the write operation was corrupted or not during the SPI transaction.


## FIGURE 9-1: SPI WRITE CONFIGURATION MESSAGE FLOW AND TIMING



#### 9.3.1 SPI WRITE REQ

Figure 9-2 shows the message format used for the write request operation.

## FIGURE 9-2: SPI\_WRITE\_REQ



## In Figure 9-2:

- 0x01 is the opcode.
- Addr LSB and Addr MSB together specify the address to which the host wishes to write.
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that the host wishes to write to the device (excluding the header bytes), including any data CRC (see Section 9.3.2 "Requesting a Checksum on Writes").
- · CRC-8 is the 8-bit header CRC.
- Byte 0 .. Byte N contain the data that is to be written (64 bytes maximum).

If the host needs to write more than 64 bytes of data multiple SPI WRITE REQ operations are required.

Following an SPI\_WRITE\_REQ operation, the host must wait for a response from the device before accessing the SPI bus again. If the client system does not assert the interrupt line within 10 ms, a hardware reset or a retry from the host is necessary. When the response is ready to be sent, the target device asserts the interrupt line to notify the host that a message is ready to be read. Only at this point is the host allowed to initiate a new SPI transaction to read back the response related to the previous write operation.

This means that an object message will be blocked during the time that a response related to a previous read or write request is pending and has not yet been read back by the host.


The following responses are possible following an SPI\_WRITE\_REQ operation:

- SPI\_WRITE\_OK Generated if the write operation was successfully completed (the memory address and length specified by the host were within the allowed accessible memory map regions). See Section 9.3.3 "SPI\_WRITE\_OK".
- SPI\_WRITE\_FAIL Generated if the write operation failed, for example if the host tries to write to an address outside the available memory map. See Section 9.3.4 "SPI\_WRITE\_FAIL".
- SPI\_INVALID\_REQ See Section 9.5.1 "SPI\_INVALID\_REQ".
- SPI\_INVALID\_CRC See Section 9.5.2 "SPI\_INVALID\_CRC".

#### 9.3.2 REQUESTING A CHECKSUM ON WRITES

If a checksum (8-bit CRC) is required on a write operation, bit 7 of the most significant byte of the address is set to 1. For example, if the write address is 0x1234, the address is sent as 0x9234. An 8-bit CRC must be sent as the last data byte, thus effectively reducing the maximum number of data bytes by one to 63 bytes. See Figure 9-3.

#### FIGURE 9-3: WRITE CHECKSUM



• 0x01 is the opcode

#### In Figure 9-3:

- Addr LSB and Addr MSB together specify the address to which the host wishes to write. Note that the MSBit of
  the address is set to indicate that a checksum is to be sent (that is, Addr MSB | 0x80).
- Len LSB and Len MSB together specify the length of the data in bytes, including the data CRC.
- CRC-8 is the 8-bit header CRC.
- Byte 0 .. Byte N contain the data that is to be written (63 bytes maximum).
- · CRC-8 is the 8-bit data CRC.

## 9.3.3 SPI WRITE OK

Figure 9-4 shows the message format used for the write OK response.


#### FIGURE 9-4: SPI WRITE OK CHG SS 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF MOSI MISO Addr LSB Addr MSE Len LSB en MSB CRC-8

## In Figure 9-4:

- 0x81 is the opcode.
- Addr LSB and Addr MSB together specify the address to which the data was written. If a checksum was requested, the MSBit of the address will be set (that is, Addr MSB | 0x80).
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that was written to the device (excluding the header bytes), including any data CRC.
- · CRC-8 is the 8-bit header CRC.

## 9.3.4 SPI WRITE FAIL

Figure 9-5 shows the message format used for the write fail response.



#### In Figure 9-5:


- 0x41 is the opcode.
- Addr LSB and Addr MSB together specify the address to which the host requested the write. If a checksum was
  requested, the MSBit of the address will be set (that is, Addr MSB | 0x80).
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that the host attempted to write to the device (excluding the header bytes).
- CRC-8 is the 8-bit header CRC.

## 9.4 Read Operation and Responses

The read request operation allows the host to read from the object memory map for the device. This allows the host to read a message from the Message Processor T5 object or read from an object configuration area.

The flow and timing are shown in Figure 9-6.

FIGURE 9-6: SPI READ CONFIGURATION MESSAGE FLOW AND TIMING



The limit on the size of data that can be read depends on the type of read operation:

- A limit of 64 bytes of data is normally allowed for data reads. If the host tries to read more than 64 bytes, the client returns SPI READ FAIL (see Section 9.4.4 "SPI READ FAIL").
- For DMA reads from the Data Container T117 object, the limit is 4240 bytes of data to be read, spanning the 20 instances of the Data Container T117 object in a contiguous manner.


#### 9.4.1 CHECKSUM ON READS

To request that a checksum is generated for a read, bit 7 of the most significant byte of the address is set to 1. For example, if the address from which to read is 0x0477, the address is specified as 0x8477.

#### 9.4.2 SPI READ REQ

Figure 9-7 shows the message format used for the read request operation.

#### FIGURE 9-7: SPI\_READ\_REQ



The SPI\_READ\_REQ operation can be initiated by the host at any time, regardless of the state of the interrupt line. The device will assert the interrupt line when there are object messages pending. When the host asserts SS (whether to respond to the client asserting the interrupt line or because the host wants to initiate a transaction), the interrupt line is deasserted until the message from the host has been received and processed.

#### In Figure 9-7:

- · 0x02 is the opcode.
- Addr LSB and Addr MSB together specify the address from which the host wishes to read. If a checksum is requested, the MSBit of the address will be set (that is, Addr MSB | 0x80).
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes (excluding the header bytes) that the host wishes to read from the device. For normal reads, the limit is 64 bytes (including any data CRC; see Section 9.4.5 "Checksum on Message Processor T5 Messages"). For a block data transfer from Data Container T117 instances, the limit is 4240 bytes.
- · CRC-8 is the 8-bit header CRC.

The actual data is sent in the subsequent SPI READ OK operation.

Following an SPI\_READ\_REQ operation, the host must wait for a response to be ready from the device before accessing the SPI bus again. If the client system does not assert the interrupt line within 10 ms, a hardware reset or a retry from the host is necessary. When the response is ready to be sent, the target device asserts the interrupt line to notify the host that a message is ready to be read. Only at this point is the host allowed to initiate a new SPI transaction to read back the response related to the previous read operation.


The following responses are possible following an SPI READ REQ operation:

- SPI\_READ\_OK Generated if the read operation was successfully completed (the memory address and length specified by the host were within the allowed accessible memory map regions). See Section 9.4.3 "SPI\_READ\_OK".
- SPI\_READ\_FAIL Generated if the read operation failed, for example if the host tries to read from an address
  outside the available memory map. See Section 9.4.4 "SPI\_READ\_FAIL".
- SPI\_INVALID\_REQ See Section 9.5.1 "SPI\_INVALID\_REQ".
- SPI\_INVALID\_CRC See Section 9.5.2 "SPI\_INVALID\_CRC".

## 9.4.3 SPI\_READ\_OK

Figure 9-8 shows the message format used for the read OK response.

## FIGURE 9-8: SPI\_READ\_OK



#### In Figure 9-8:


- 0x82 is the opcode.
- Addr LSB and Addr MSB together specify the address from which the host requested the data should be read. If
  a checksum was requested, the MSBit of the address will be set (that is, Addr MSB | 0x80).
- Len LSB and Len MSB together specify the length of the data in bytes (including any data CRC if appropriate).
- · CRC-8 is the 8-bit header CRC.
- Byte 0 .. Byte N contain the data that is read from the device (including any data CRC if appropriate).

Note that, although the device flushes the transmit buffer when the host performs a read operation, any attempt by the host to read more data than expected (that is, greater than Len bytes) could cause the device to transmit indeterminate data on the MISO line.

### 9.4.4 SPI READ FAIL

Figure 9-9 shows the message format used for the read fail response.






## In Figure 9-9:

- 0x42 is the opcode.
- Addr LSB and Addr MSB together specify the address from which the host requested the data should be read. If
  a checksum was requested, the MSBit of the address will be set (that is, Addr MSB | 0x80).
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that the host attempted to read from the device (excluding the header bytes).
- · CRC-8 is the 8-bit header CRC.

## 9.4.5 CHECKSUM ON MESSAGE PROCESSOR T5 MESSAGES

Figure 9-10 shows the message format used for the response to a read request for a Message Processor T5 message with a checksum. Note that the 8-bit CRC is returned as the last byte in the message.

## FIGURE 9-10: SPI\_READ\_OK – MESSAGE PROCESSOR T5 MESSAGE WITH CHECKSUM



#### In Figure 9-10:


- 0x82 is the opcode.
- Addr LSB and Addr MSB together specify the address from which the host requested the data should be read. For a read request with a checksum, the MSBit of the address is set (that is Addr MSB | 0x80).
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that the host requested to read from the device (excluding the header bytes), including the data CRC.
- · CRC-8 is the 8-bit header CRC.
- Byte 0 .. Byte N contain the message data read from the device (maximum 63 bytes).
- CRC-8 is the 8-bit data CRC for the message data.

## 9.5 General Operations

## 9.5.1 SPI\_INVALID\_REQ

Figure 9-11 shows the message format used for the Invalid Request response. The purpose of this opcode is to report to the host that the opcode of the last request was not recognized or that the host has tried to perform another read or write operation without waiting for the response from the previous request.






#### In Figure 9-11:

- 0x04 is the opcode.
- Addr LSB and Addr MSB together specify the address received in the invalid request. If a checksum was requested, the MSBit of the address will be set (that is, Addr MSB | 0x80).
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that the host attempted to read from or write to from the device (excluding the header bytes).
- CRC-8 is the 8-bit header CRC.

## 9.5.2 SPI\_INVALID\_CRC

Figure 9-12 shows the message format used for the Invalid CRC response. The purpose of this opcode is to report an error in the CRC check performed on the received message header. Note that if a CRC fails on any received data, the device reports a Command Processor T6 COMSERR message.





#### In Figure 9-12:


- 0x08 is the opcode.
- Addr LSB and Addr MSB together specify the address received in the last request. Note that the MSBit of the address will be set (that is, Addr MSB | 0x80) to indicate that a checksum was requested.
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that the host attempted to read from or write to from the device in the last request (excluding the header bytes).
- CRC-8 is the 8-bit CRC.

## 9.6 Example of a Failed Transaction

In order to prevent unpredictable system behavior, the host *must* always wait for the response of the last request issued to be ready before initiating a new SPI request transaction. If the host does not comply with the protocol specification, clashes can occur.

For example, Figure 9-13 shows the situation in which an SPI\_READ\_OK (0x82) response with a payload of 3 bytes is expected, but the host performs an SPI\_WRITE\_ REQ (0x01) operation instead to write 5 bytes to address *Addr1*. In this case, the device outputs the SPI\_READ\_OK data on the MISO line (this will have been prepared in advance before the interrupt line was asserted) and ignores the new host request received on the MISO line. The device will send the host an SPI\_INVALID\_REQ response, in response to the following read or write request, to indicate a violation of the SPI protocol.

FIGURE 9-13: EXAMPLE CLASH – SPI WRITE REQ WHEN SPI READ OK IS EXPECTED



## 10.0 PCB DESIGN CONSIDERATIONS

#### 10.1 Introduction

The following sections give the design considerations that should be adhered to when designing a PCB layout for use with the mXT2113TD-AB. Of these, power supply and ground tracking considerations are the most critical.

By observing the following design rules, and with careful preparation for the PCB layout exercise, designers will be assured of a far better chance of success and a correctly functioning product.

#### 10.2 Printed Circuit Board

Microchip recommends the use of a four-layer printed circuit board for mXT2113TD-AB applications. This, together with careful layout, will ensure that the board meets relevant EMC requirements for both noise radiation and susceptibility, as laid down by the various national and international standards agencies.

#### 10.2.1 PCB CLEANLINESS

Modern no-clean-flux is generally compatible with capacitive sensing circuits.

CAUTION

If a PCB is reworked to correct soldering faults relating to any device, or to any associated traces or components, be sure that you fully understand the nature of the flux used during the rework process. Leakage currents from hygroscopic ionic residues can stop capacitive sensors from functioning. If you have any doubts, a thorough cleaning after rework may be the only safe option.

## 10.3 Power Supply

#### 10.3.1 SUPPLY QUALITY

While the device has good Power Supply Rejection Ratio properties, poorly regulated and/or noisy power supplies can significantly reduce performance.

Particular care should be taken of the AVdd supply, as it supplies the sensitive analog stages in the device.

#### 10.3.2 SUPPLY RAILS AND GROUND TRACKING

Power supply and clock distribution are the most critical parts of any board layout. Because of this, it is advisable that these be completed before any other tracking is undertaken. After these, supply decoupling, and analog and high speed digital signals should be addressed. Track widths for all signals, especially power rails should be kept as wide as possible in order to reduce inductance.

The Power and Ground planes themselves can form a useful capacitor. Flood filling for either or both of these supply rails, therefore, should be used where possible. It is important to ensure that there are no floating copper areas remaining on the board: all such areas should be connected to the ground plane. The flood filling should be done on the outside layers of the board.

## 10.3.3 POWER SUPPLY DECOUPLING

Decoupling capacitors should be fitted as specified in Section 2.3 "Schematic Notes".

The decoupling capacitors must be placed as close as possible to the pin being decoupled. The traces from these capacitors to the respective device pins should be wide and take a straight route. They should be routed over a ground plane as much as possible. The capacitor ground pins should also be connected directly to a ground plane.


Surface mounting capacitors are preferred over wire-leaded types due to their lower ESR and ESL. It is often possible to fit these decoupling capacitors underneath and on the opposite side of the PCB to the digital ICs. This will provide the shortest tracking, and most effective decoupling possible.

#### 10.3.4 VOLTAGE REGULATORS

Each supply rail requires a Low Drop-Out (LDO) voltage regulator, although an LDO can be shared where supply rails share the same voltage level.

Figure 10-1 shows an example circuit for an LDO.

FIGURE 10-1: EXAMPLE LDO CIRCUIT



An LDO regulator should be chosen that provides adequate output capability, low noise, no-load stability, good load regulation and step response. The mXT2113TD-AB has been qualified for use only with the Microchip LDOs listed in Table 10-1 and Microchip cannot guarantee the functionality or performance of this maXTouch controller with any other LDO. If an alternative LDO is needed in the user's product, please check with your local Microchip representative concerning its suitability.

NOTE

Microchip recommends that a minimum of a  $1.0 \mu F$  ceramic, low ESR capacitor at the input and output of these devices is always used. The datasheet for the device should always be referred to when selecting capacitors and the typical recommended values, types and dielectrics adhered to.

Sufficient output capacitance should be provided such that the output rate of rise is compatible with the mXT2113TD-AB power rail specifications (see Section 13.2.1 "DC Characteristics"). This can be achieved by a combination of output capacitance on the pins of the LDO and bulk capacitance at the inputs to the mXT2113TD-AB.

A"soft-start" regulator with excellent noise and load step regulation will be needed to satisfy the XVdd supply requirements. 1% resistors should be used to define the nominal output voltage. If 5% resistors are used, the nominal XVdd voltage must be reduced accordingly to ensure that the recommended voltage range is adhered to.

TABLE 10-1: LDO REGULATORS - QUALIFIED FOR USE

Manufacturer	Device	Current Rating (mA)
Microchip Technology Inc.	MCP1824	300
Microchip Technology Inc.	MCP1824S	300
Microchip Technology Inc.	MAQ5300	300
Microchip Technology Inc.	MCP1725	500

#### 10.3.5 SINGLE SUPPLY OPERATION

When designing a PCB for an application using a single LDO, extra care should be taken to ensure short, low inductance traces between the supply and the touch controller supply input pins. Ideally, tracking for the individual supplies should be arranged in a star configuration, with the LDO at the junction of the star. This will ensure that supply current variations or noise in one supply rail will have minimum effect on the other supplies. In applications where a ground plane is not practical, this same star layout should also apply to the power supply ground returns.

Only regulators with a 300 mA or greater rating can be used in a single-supply design.

Refer to the following application note for more information:

Application Note: MXTAN0208 – Design Guide for PCB Layouts for maXTouch Touch Controllers

#### 10.3.6 MULTIPLE VOLTAGE REGULATOR SUPPLY

The AVdd supply stability is critical for the device because this supply interacts directly with the analog front end. If noise problems exist when using a single LDO regulator, Microchip recommends that AVdd is supplied by a regulator that is separate from the digital supply and high voltage regulators. This reduces the amount of noise injected into the sensitive, low signal level parts of the design.


#### 10.4 Driven Shield Line

The driven shield line is used to provide a guard track around the touchscreen panel that serves as Ground in mutual capacitance operation and as a driven shield in self capacitance operation.

The guard track must be routed between the groups of X tracks and the groups of Y tracks, as well as between the combined group of X/Y tracks and Ground. It should be fairly wide to avoid X-to-Y coupling in mutual capacitance operation, as the guard track will act as Ground in this circumstance.

A guard track is also needed between any self capacitance X/Y lines and mutual capacitance only X/Y lines (for example, between Multiple Touch Touchscreen T100 and Key Array T15 lines).

#### FIGURE 10-2: EXAMPLE DRIVEN SHIELD ROUTING



NOTE: Sample touchscreen for illustrative purposes only. The number of X/Y lines available on any given device might differ from that shown here. Similarly, the routing of the X/Y lines shown should not be taken as indicative of any preferred layout and the user's layout may vary.

## 10.5 ESD Ground Routing

To avoid damage due to ESD strikes, the outermost track on the sensor should be an ESD ground (see Figure 10-2). Like the driven shield, this should completely surround the sensor but with an overlap at the top rather than forming a complete loop.

To avoid electromagnetic induction of currents into the driven shield trace, a minimum separation of 0.3 mm should be maintained between the ESD GND trace and the Driven Shield.

The ESD ground traces should be connected to a dedicated ground trace in the PCB, and routed such that ESD strike currents do not flow under or close to the touch controller or the connecting wiring between it and the touchscreen array. The ESD ground should be connected in to the main system ground at a star point at the main GND connection to the PCB.

See also:

MXTAN0208 – Design guide for PCB Layouts for maXTouch Touch Controllers

## 10.6 Analog I/O

In general, tracking for the analog I/O signals from the device should be kept as short as possible. These normally go to a connector which interfaces directly to the touchscreen.

Ensure that adequate ground-planes are used. An analog ground plane should be used in addition to a digital one. Care should be taken to ensure that both ground planes are kept separate and are connected together only at the point of entry for the power to the PCB. This is usually at the input connector.

## 10.7 Component Placement and Tracking

It is important to orient all devices so that the tracking for important signals (such as power and clocks) are kept as short as possible.

#### 10.7.1 DIGITAL SIGNALS

In general, when tracking digital signals, it is advisable to avoid sharp directional changes on sensitive signal tracks (such as analog I/O) and any clock or crystal tracking.

A good ground return path for all signals should be provided, where possible, to ensure that there are no discontinuities.

#### 10.8 EMC and Other Observations

The following recommendations are not mandatory, but may help in situations where particularly difficult EMC or other problems are present:

- Try to keep as many signals as possible on the inside layers of the board. If suitable ground flood fills are used on the top and bottom layers, these will provide a good level of screening for noisy signals, both into and out of the PCB.
- Ensure that the on-board regulators have sufficient tracking around and underneath the devices to act as a heatsink. This heatsink will normally be connected to the 0 V or ground supply pin. Increasing the width of the copper tracking to any of the device pins will aid in removing heat. There should be no solder mask over the copper track underneath the body of the regulators.
- Ensure that the decoupling capacitors, especially high capacity ceramic type, have the requisite low ESR, ESL and good stability/temperature properties. Refer to the regulator manufacturer's datasheet for more information.

## 11.0 GETTING STARTED WITH MXT2113TD-AB

#### 11.1 Establishing Contact

#### 11.1.1 COMMUNICATION WITH THE HOST

The host can use any of the following interfaces to communicate with the device (See Section 7.0 "Host Communications"):

- I<sup>2</sup>C interface (see Section 8.0 "I2C Communications")
- SPI interface (see Section 9.0 "SPI Communications")

#### 11.1.2 POWER-UP SEQUENCE

The power-up sequence is as follows:

- 1. After the device has reset, the  $\overline{\text{CHG}}$  line goes low to indicate to the host that a message is available. If the  $\overline{\text{CHG}}$  line does not go low within a suitable timeout, there is a problem with the device. The timeout should be chosen to be, for example, three times the relevant typical values for the system as defined in Section 13.6.4 "Reset Timings" (for example, 2 seconds if all POST tests are performed).
- 2. Once the CHG line goes low, the host should attempt to read the first 7 bytes of memory from address 0x0000 (that is, the ID Information portion of the Information Block) to establish that the device is present and running following power-up. This should be done as part of the host's initialization sequence (see Section 11.1.3 "Host Initialization").
- 3. The device performs a checksum on the configuration settings held in the non-volatile memory. If the checksum does not match a stored copy of the last checksum, then this indicates that the settings have become corrupted. The host should write a correct configuration to the device, and issue a Command Processor T6 Backup command, if the read checksum does not match the expected checksum, or if the configuration error bit in the message data from the Command Processor T6 object is set.

#### 11.1.3 HOST INITIALIZATION

Once the device has powered up, the host should perform the following initialization steps so that it can communicate with the device:

- Immediately after start-up (once the CHG line goes low), the host attempts to read the ID Information portion of the Information Block. The ID Information bytes are the first 7 bytes of memory, located at address 0x0000. A successful read will confirm that the device is present and running following power-up.
- 2. The host can now read the start positions of all the objects in the device from the Object Table and build up a list of the object addresses. Note that the number of Object Table elements was read by the host at start-up as part of the ID Information bytes.
- 3. Use the Object Table to calculate the report IDs so that messages from the device can be correctly interpreted.
- 4. Finally, read any pending messages generated during the start-up process.

Refer to the following for more information:

• Application Note MXTAN0213, Interfacing with maXTouch Touchscreen Controllers

## 11.2 Using the Object-based Protocol

The device has an object-based protocol (OBP) that is used to communicate with the device. Typical communication includes configuring the device, sending commands to the device, and receiving messages from the device.

#### 11.2.1 CLASSES OF OBJECTS

The mXT2113TD-AB contains the following classes of objects:

- Debug objects provide a raw data output method for development and testing.
- General objects required for global configuration, transmitting messages and receiving commands.
- Touch objects operate on measured signals from the touch sensor and report touch data.
- Signal processing objects process data from other objects (typically signal filtering operations).
- Support objects provide additional functionality on the device.

## 11.2.2 OBJECT INSTANCES

## TABLE 11-1: OBJECTS ON THE MXT2113TD-AB

Object	Description	Number of Instances	Usage
Debug Objects			
Diagnostic Debug T37 Allows access to diagnostic debug data to aid development.		1	Debug commands only; Read-only object. No configuration or tuning is necessary. Not for use in production.
General Objects			
Message Processor T5	Handles the transmission of messages. This object holds a message in its memory space for the host to read.	1	Read-only object; no configuration is necessary.
Command Processor T6	Performs a command when written to. Commands include reset, calibrate and backup settings.	1	No configuration is necessary.
Power Configuration T7	Controls the sleep mode of the device. Power consumption can be lowered by controlling the acquisition frequency and the sleep time between acquisitions.	1	Must be configured before use.
Acquisition Configuration T8	Controls how the device takes each capacitive measurement.	1	Must be configured before use.
Touch Objects			
Key Array T15	Defines a rectangular array of keys. A Key Array T15 object reports simple on/off touch information.	2	Enable and configure as required.
Multiple Touch Touchscreen T100	Creates a touchscreen that supports the tracking of more than one touch.	1	Enable and configure as required.
Signal Processing Objects			
Key Thresholds T14	Allows different thresholds to be specified for each key in a Key Array.	2	Configure as required.
Key ID Configuration T16	Controls the reporting of Key Array T15 keys.	2	Enable and configure as required.
One-touch Gesture Processor T24	Operates on the data from a Touchscreen object. A One-touch Gesture Processor T24 converts touches into one-touch finger gestures (for example, taps, double taps and drags).	1	Enable and configure as required.
Two-touch Gesture Processor T27	Two-touch Gesture Processor		Enable and configure as required.
Grip Suppression T40	Suppresses false detections caused, for example, by the user gripping the edge of a touchscreen.	1	Enable and configure as required.
Touch Suppression T42	Suppresses false detections caused by unintentional large touches by the user.	1	Enable and configure as required.
Shieldless T56	Adjusts the integration window and timing to maximize the signal-to-noise ratio from the sensor.	1	Enable and configure as required.
Lens Bending T65	Compensates for lens deformation (lens bending) by attempting to eliminate the disturbance signal from the reported deltas.	3	Enable and configure as required.

TABLE 11-1: OBJECTS ON THE MXT2113TD-AB (CONTINUED)

Object	Description	Number of Instances	Usage
Noise Suppression T72	Performs various noise reduction techniques during sensor signal acquisition.	1	Enable and configure as required.
Glove Detection T78	Allows for the reporting of glove touches.	1	Enable and configure as required.
Retransmission Compensation T80	Limits the negative effects on touch signals caused by poor device coupling to ground or moisture on the sensor.	1	Enable and configure as required.
Self Capacitance Noise Suppression T108	Suppresses the effects of external noise within the context of self capacitance touch measurements.	1	Enable and configure as required.
Self Capacitance Grip Suppression T112	Allows touches to be reported from the self capacitance measurements when the device is touched around the edges.	1	Enable and configure as required.
Ignore Nodes T141	Defines a set of sensor nodes that are to be excluded from normal processing.	33	Configure as required.
Support Objects			
Self Test Control T10	Controls the self-test routines to find faults on the touch sensor.	1	Enable and configure as required.
Self Test Pin Faults T11	Specifies the configuration settings for the Pin Fault self tests.	1	Configure as required.
Self Test Signal Limits T12	Specifies the configuration settings for the Signal Limit self tests.	3	Configure as required.
Communications Configuration T18	Configures additional communications behavior for the device.	1	Check and configure as necessary.
GPIO Configuration T19	Allows the host controller to configure and use the general purpose I/O pins on the device.	1	Enable and configure as required.
User Data T38	Provides a data storage area for user data.	1	Configure as required.
Message Count T44	Provides a count of pending messages.	1	Read-only object; no configuration is necessary.
CTE Configuration T46	Controls the capacitive touch engine for the device.	1	Must be configured.
Timer T61	Provides control of a timer.	6	Enable and configure as required.
Serial Data Command T68	Provides an interface for the host driver to deliver various data sets to the device.	1	Enable and configure as required.
Dynamic Configuration Controller T70	Allows rules to be defined that respond to system events.	30	Enable and configure as required.
Dynamic Configuration Container T71	Allows the storage of user configuration on the device that can be selected at runtime based on rules defined in the Dynamic Configuration Controller T70 object.	2	Configure if Dynamic Configuration Controller T70 is in use.
Touch Event Trigger T79	Configures touch triggers for use with the event handler.	3	Enable and configure as required.
Auxiliary Touch Configuration T104	Allows the setting of self capacitance gain and thresholds for a particular measurement to generate auxiliary touch data for use by other objects.	1	Enable and configure if using self capacitance measurements.
Self Capacitance Global Configuration T109	Provides configuration for self capacitance measurements employed on the device.	1	Check and configure as required (if using self capacitance measurements)

TABLE 11-1: OBJECTS ON THE MXT2113TD-AB (CONTINUED)

Object	Description	Number of Instances	Usage
Self Capacitance Tuning Parameters T110	Provides configuration space for a generic set of settings for self capacitance measurements.	6	Use under the guidance of Microchip field engineers only.
Self Capacitance Configuration T111	Provides configuration for self capacitance measurements employed on the device.	2	Check and configure as required (if using self capacitance measurements).
Self Capacitance Measurement Configuration T113	Configures self capacitance measurements to generate data for use by other objects.	1	Enable and configure as required.
Data Container T117	Provides a mechanism for retrieving specific data held in the device's internal memory.	20	Read-only object. No configuration is necessary.
Data Container Controller T118	Provides direct access to internal data in memory for use with the Data Container T117 objects.	1	Enable and configure as required.
Self Capacitance Voltage Modulation T133	Controls the voltage modulation on self capacitance scans.	2	Enable and configure as required.
Ignore Nodes Controller T145	Specifies how ignored nodes configured in Ignore Nodes T141 are applied to various measurement processes on the device.	1	Configure as required.
Noise Equalization Data T148	Supplies the required noise coupling coefficients for use by the Noise Equalization algorithm.	4	Configure as required.
Debug Min/Max Control T157	Enables the host controller to request the observed minimum and maximum delta values within a block of consecutive X lines.	1	Enable and configure as required.

## 11.2.3 CONFIGURING AND TUNING THE DEVICE

The objects are designed such that a default value of zero in their fields is a "safe" value that typically disables functionality. The objects must be configured before use and the settings written to the non-volatile memory using the Command Processor T6 object.

Perform the following actions for each object:

- 1. Enable the object, if the object requires it.
- 2. Configure the fields in the object, as required.
- 3. Enable reporting, if the object supports messages, to receive messages from the object.

## 11.3 Writing to the Device

The following mechanisms can be used to write to the device:

- Using an I<sup>2</sup>C write operation (see Section 8.2 "Writing To the Device").
- Using the SPI write operation (see Section 9.3 "Write Operation and Responses").

Communication with the device is achieved by writing to the appropriate object:

- To send a command to the device, an appropriate command is written to the Command Processor T6 object.
- To configure the device, a configuration parameter is written to the appropriate object. For example, writing to the Power Configuration T7 configures the power consumption for the device and writing to the Multiple Touch Touchscreen T100 object sets up the touchscreen. Some objects are optional and need to be enabled before use.

#### **IMPORTANT!**

When the host issues any command within an object that results in a flash write to the device Non-Volatile Memory (NVM), that object should have its CTRL RPTEN bit set to 1, if it has one. This ensures that a message from the object writing to the NVM is generated at the completion of the process and an assertion of the  $\overline{\text{CHG}}$  line is executed.

The host must also ensure that the assertion of the  $\overline{CHG}$  line refers to the expected object report ID before asserting the  $\overline{RESET}$  line to perform a reset. Failure to follow this guidance may result in a corruption of device configuration area and the generation of a CFGERR.

#### 11.3.1 WRITING A CONFIGURATION TO THE DEVICE

During a configuration download, device operation may be based upon only part of that configuration because it is yet to finish downloading. In rare circumstances, the total processing time might exceed the WDT reset time. This is more likely to happen when measurements take a long time to perform due to the partial configuration.

To ensure that the configuration is written safely, follow these steps:

- 1. Set Power Configuration T7 IDLEACQINT and ACTVACQINT to 0 (that is, deep sleep) as a temporary measure.
- 2. Download the rest of the configuration, except those Power Configuration T7 controls.
- 3. Finally, set the Power Configuration T7 acquisition interval controls to the required values.

## 11.4 Reading from the Device

Status information is stored in the Message Processor T5 object. This object can be read to receive any status information from the device.

In I<sup>2</sup>C and SPI modes, the  $\overline{\text{CHG}}$  line is asserted whenever a new message is available in the Message Processor T5 object (see Section 8.7 "CHG Line" and Section 9.2.1 "CHG Line"). See Section 8.4 "Reading From the Device" for information on the format of the I<sup>2</sup>C read operation and Section 9.4 "Read Operation and Responses" for information on the format of the SPI read operation.

Note that, when using the SPI interface, two SPI transactions must take place: the first is an SPI Read request, and the second is a response that actually contains the data in its payload (see Section 9.4 "Read Operation and Responses").

NOTE

The host should always wait to be notified of messages; the host should not poll the device for messages, either by polling the Message Processor T5 object or by polling the CHG line.

## 12.0 DEBUGGING AND TUNING

## 12.1 SPI Debug Interface

The SPI Debug Interface is used for tuning and debugging when running the system and allows the development engineer to use Microchip maXTouch Studio to read the real-time raw data. This uses the low-level debug port.

The SPI Debug Interface consists of the DBG\_SS, DBG\_CLK and DBG\_DATA lines. These lines should be routed to test points on all designs such that they can be connected to external hardware during system development. These lines should not be connected to power or GND. See Section 2.3.11 "SPI Debug Interface" for more details.

The SPI Debug Interface is enabled by the Command Processor T6 object and by default will be off.

When the DBG\_SS, DBG\_CLK and DBG\_DATA lines are in use for debugging, any alternative function for the pins cannot be used. The touch controller will take care of the pin configuration.

## 12.2 Object-based Protocol

The device provides a mechanism for obtaining debug data for development and testing purposes by reading data from the Diagnostic Debug T37 object.

**NOTE** The Diagnostic Debug T37 object is of most use for simple tuning purposes. When debugging a design, it is preferable to use the SPI Debug Interface, as this will have a much higher bandwidth and can provide real-time data.

#### 12.3 Self Test

The Self Test Control T10, Self Test Pin Faults T11 and Self Test Signal Limits T12 objects run self-test routines in the device to find hardware faults in the device both at power-on/reset and during normal operation. These self-test routines can be configured to check the CPU, clock, memory and power supplies of the devices, as well as CTE operation and the signal levels. The tests can also check for pin shorts between sensor X and Y pins, and between the sensor lines and DS0, power or GND pins.

The Self Test Control T10 object can also provide continuous monitoring of the health of the device while it is in operation. A periodic Built-In Self Test (BIST) test can be run at a user-specified interval and reports the global pass and specific fail messages (as determined by the device configuration). Reporting is achieved either by standard Self Test Control T10 object protocol messages or by a configurable hardware GPIO pin, configured using the GPIO Configuration T19 object.

For a list of the self tests available on the mXT2113TD-AB, see Table 12-1.

TABLE 12-1: SELF TESTS

		Run as				
Self Test Group	Pre-Operation Self Test (POST)	Built-In Self Test (BIST)	On Demand Test			
CPU	Automatically tested at start-up	Yes	-	)		
Internal Interrupts	Yes	Yes	-			
Clock	Yes	Yes	-	\		
Flash Memory	Yes	Yes	-		Internal System	
RAM	CTE RAM: Yes <sup>(1)</sup> AVR RAM: No	Yes	_			
Power	Yes	Yes	Yes			
CTE (Capacitive Touch Engine)	Yes	Yes	-	)		
Pin Faults	Yes	Yes	Yes	}	CTE and Touch System	
Signal Limits	Yes	Yes	Yes	J		

Note 1: On the mXT2113TD-AB, only the CTE RAM is tested; the AVR RAM is not tested.

## 13.0 SPECIFICATIONS

## 13.1 Absolute Maximum Specifications

Vdd	3.6V
VddIO	3.6V
AVdd	3.6V
XVdd (external)	10.0V
Maximum continuous combined pin current, all GPIOn pins	60 mA
Voltage forced onto any pin	-0.3 V to Vdd/VddIO/AVdd + 0.3 V
Configuration parameters maximum writes	10,000
Maximum junction temperature	125°C

## **CAUTION!**

Stresses beyond those listed under *Absolute Maximum Specifications* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum specification conditions for extended periods may affect device reliability.

## 13.2 Recommended Operating Conditions

Operating temperature	-40°C to +105°C
Storage temperature	−60°C to +150°C
Vdd	3.3V ±5%
VddIO	3.3 V ±5%
AVdd	3.3 V ±5%
External XVdd – Static	3.3 V to 8.5 V ±5% (3.3V recommended)
XVdd – With Voltage Booster enabled	6.2 V Nominal, Band Gap Referenced 7.4 V Nominal, Band Gap Referenced 8.5 V Nominal, Band Gap Referenced
Temperature slew rate	10°C/min

## 13.2.1 DC CHARACTERISTICS

## 13.2.1.1 Analog Voltage Supply – AVdd

Parameter	Min	Тур	Max	Units	Notes	
AVdd						
Operating limits	3.14	3.3	3.47	V		
Supply Rise Rate	-	_	0.036	V/µs	For example, for a 3.3 V rail, the voltage should take a minimum of 92 µs to rise	

## 13.2.1.2 Digital Voltage Supply – VddlO, Vdd

Parameter	Min	Тур	Max	Units	Notes
VddIO					
Operating limits	3.14	3.3	3.47	V	
Supply Rise Rate	-	-	0.036	V/µs	For example, for a 3.3 V rail, the voltage should take a minimum of 92 µs to rise
Vdd	<u>.</u>		•		•
Operating limits	3.14	3.3	3.47	V	
Supply Rise Rate	-	-	0.036	V/µs	For example, for a 3.3 V rail, the voltage should take a minimum of 92 µs to rise
Supply Fall Rate	-	-	0.05	V/µs	For example, for a 3.3 V rail, the voltage should take a minimum of 66 µs to fall

## 13.2.1.3 XVdd Voltage Supply – XVdd

Parameter	Min	Тур	Max	Units	Notes
XVdd					
Operating limits – external XVdd supply	3.14	3.3	9.0	V	
Supply Rise Rate	-	1	0.1	V/µs	For example, for a 8.5 V rail, the voltage should take a minimum of 85 µs to rise

## 13.2.2 POWER SUPPLY RIPPLE AND NOISE

Parameter	Min	Тур	Max	Units	Notes
Vdd	ı	ı	±50	mV	Across frequency range 1 Hz to 1 MHz
AVdd	1	-	±40	mV	Across frequency range 1 Hz to 1 MHz, with Noise Suppression enabled

## 13.3 Test Configuration

The configuration values listed below were used in the reference unit to validate the interfaces and derive the characterization data provided in the following sections. Where the values differ, this is noted.

**TABLE 13-1: TEST CONFIGURATION** 


Object/Parameter	Description/Setting (Numbers in Decimal)
Data Container Controller T118	Object Enabled
Debug Min/Max Control T157	Object Enabled
Power Configuration T7	
CFG2	0 (Power Monitor Enabled)
Acquisition Configuration T8	
CHRGTIME	80
MEASALLOW	11
Self Test Control T10	Object Enabled; BIST Reporting Enabled; POST Reporting Enabled
POSTCFG	510
BISTCFG	511
GPIO Configuration T19	Object Enabled
Touch Suppression T42	Object Enabled
CTE Configuration T46	
IDLESYNCSPERX	16
ACTVSYNCSPERX	16
Shieldless T56	Object Enabled
INTTIME	51
Lens Bending T65 Instance 0	Object Instance Enabled
Lens Bending T65 Instance 1	Object Instance Enabled
Lens Bending T65 Instance 2	Object Instance Enabled
Noise Suppression T72	Object Enabled
Glove Detection T78	Object Enabled
Retransmission Compensation T80	Object Enabled
Multiple Touch Touchscreen T100	Object Enabled; Reporting Enabled
XSIZE	32
YSIZE	64
Auxiliary Touch Configuration T104	Object Enabled
Self Capacitance Noise Suppression T108	Object Enabled
Self Capacitance Configuration T111 Instance 0	
INTTIME	85
IDLESYNCSPERL	8
ACTVSYNCSPERL	8
Self Capacitance Configuration T111 Instance 1	
INTTIME	85
IDLESYNCSPERL	8
ACTVSYNCSPERL	8
Self Capacitance Measurement Configuration T113	Object Enabled

# 13.4 Current Consumption – I<sup>2</sup>C Interface

**NOTE** The characterization charts show typical values based on the configuration in Table 13-1. Actual power consumption in the user's application will depend on the circumstances of that particular project and will vary from that shown here. Further tuning will be required to achieve an optimal performance.


## 13.4.1 AVDD 3.3V

	Current Consumption (mA)				
Acquisition Rate (ms)	0 Touches	1 Touch	2 Touches	5 Touches	10 Touches
Free-run	24.7	22.9	22.7	21.6	20.2
10	20.1	19.7	19.5	19.4	18.9
16	13.2	13	13.2	13	12.9
32	6.9	6.7	6.7	6.7	6.7
64	3.8	3.6	3.6	3.6	3.6
100	2.6	2.4	2.4	2.4	2.4
128	2.2	2	2	2	2
254	1.4	1.2	1.2	1.2	1.2




## 13.4.2 VDD 3.3V

	Current Consumption (mA)				
Acquisition Rate (ms)	0 Touches	1 Touch	2 Touches	5 Touches	10 Touches
Free-run	15.6	16.7	17.4	19	20.5
10	13.3	15	15.8	17.6	20
16	9.5	10.7	11.3	12.2	14.4
32	6	6.5	6.8	7.3	8.5
64	4.3	4.4	4.6	4.8	5.4
100	3.6	3.7	3.8	4	4.3
128	3.4	3.4	3.4	3.6	3.8
254	2.9	2.9	2.9	3	3.1




## 13.4.3 VDDIO 3.3V

	Current Consumption (mA)				
Acquisition Rate (ms)	0 Touches	1 Touch	2 Touches	5 Touches	10 Touches
Free-run	0.2	0.2	0.2	0.2	0.2
10	0.2	0.2	0.2	0.2	0.2
16	0.2	0.2	0.2	0.2	0.2
32	0.2	0.3	0.2	0.2	0.2
64	0.2	0.3	0.3	0.2	0.2
100	0.2	0.3	0.3	0.3	0.3
128	0.2	0.3	0.3	0.3	0.3
254	0.2	0.2	0.3	0.3	0.3



## 13.4.4 XVDD 3.3V

	Current Consumption (mA)				
Acquisition Rate (ms)	0 Touches	1 Touch	2 Touches	5 Touches	10 Touches
Free-run	0.2	0.2	0.2	0.2	0.2
10	0.2	0.2	0.2	0.2	0.2
16	0.1	0.1	0.1	0.1	0.1
32	0.1	0.1	0.1	0.1	0.1
64	0.1	0.1	0.1	0.1	0.1
100	0.1	0.1	0.1	0.1	0.1
128	0.1	0.1	0.1	0.1	0.1
254	0.1	0.1	0.1	0.1	0.1



## 13.4.5 DEEP SLEEP

Power Monitor On; T<sub>A</sub> = 25°C

Parameter	Value	Units	Notes
Deep Sleep Current	1.6		Vdd = 3.3V, AVdd = 3.3V,
Deep Sleep Power	5.2	mW	XVdd= 3.3V, VddIO = 3.3V

Power Monitor Off; T<sub>A</sub> = 25°C

Parameter	Value	Units	Notes
Deep Sleep Current	0.6	mA	Vdd = 3.3V, AVdd = 3.3V,
Deep Sleep Power	1.8	mW	XVdd= 3.3V, VddIO = 3.3V


## 13.5 Current Consumption - SPI Interface

NOTE

The characterization charts show typical values based on the configuration in Table 13-1 on page 56. Actual power consumption in the user's application will depend on the circumstances of that particular project and will vary from that shown here. Further tuning will be required to achieve an optimal performance.


## 13.5.1 AVDD 3.3V

	Current Consumption (mA)				
Acquisition Rate (ms)	0 Touches	1 Touch	2 Touches	5 Touches	10 Touches
Free-run	24.7	23.1	23.2	22.8	19.6
10	20.3	19.8	19.9	19.8	18.7
16	13.3	13.1	13.1	13.1	13.1
32	6.9	6.8	7.3	6.8	6.7
64	3.8	3.6	3.6	3.6	3.6
100	2.6	2.5	2.5	2.4	2.5
128	2.2	2.2	2.1	2	2
254	1.4	1.6	1.2	1.2	1.3




## 13.5.2 VDD 3.3V

	Current Consumption (mA)				
Acquisition Rate (ms)	0 Touches	1 Touch	2 Touches	5 Touches	10 Touches
Free-run	15.5	16.8	17.4	19.2	20
10	14.5	15.8	16.4	17.8	19.9
16	12.4	13.3	13.6	14.6	16.2
32	10.5	10.9	11.3	11.6	12.4
64	9.5	9.6	9.8	10	10.5
100	9.2	9.3	9.3	9.4	9.8
128	9	9.2	9.2	9.3	9.5
254	8.7	8.9	8.8	8.9	9




## 13.5.3 VDDIO 3.3V

	Current Consumption (mA)				
Acquisition Rate (ms)	0 Touches	1 Touch	2 Touches	5 Touches	10 Touches
Free-run	0.2	0.2	0.3	0.3	0.3
10	0.2	0.2	0.2	0.3	0.3
16	0.2	0.2	0.2	0.3	0.3
32	0.2	0.2	0.2	0.2	0.3
64	0.2	0.2	0.2	0.2	0.3
100	0.2	0.2	0.2	0.2	0.3
128	0.2	0.2	0.2	0.2	0.2
254	0.2	0.2	0.2	0.2	0.2



## 13.5.4 XVDD 3.3V

	Current Consumption (mA)				
Acquisition Rate (ms)	0 Touches	1 Touch	2 Touches	5 Touches	10 Touches
Free-run	0.2	0.2	0.2	0.2	0.2
10	0.2	0.2	0.2	0.2	0.2
16	0.1	0.1	0.1	0.1	0.1
32	0.1	0.1	0.1	0.1	0.1
64	0.1	0.1	0.1	0.1	0.1
100	0.1	0.1	0.1	0.1	0.1
128	0.1	0.1	0.1	0.1	0.1
254	0.1	0.1	0.1	0.1	0.1



## 13.5.5 DEEP SLEEP

Power Monitor On; T<sub>A</sub> = 25°C

Parameter	Value	Units	Notes
Deep Sleep Current	8.3		Vdd = 3.3V, AVdd = 3.3V,
Deep Sleep Power	27.5	mW	XVdd= 3.3V, VddIO = 3.3V

Power Monitor Off; T<sub>A</sub> = 25°C

Parameter	Value	Units	Notes
Deep Sleep Current	7.3	mA	Vdd = 3.3V, AVdd = 3.3V,
Deep Sleep Power	24.1	mW	XVdd= 3.3V, VddIO = 3.3V

## 13.6 Timing Specifications

NOTE

The figures below show typical values based on the test configuration. Actual timings in the user's application will depend on the circumstances of that particular project and will vary from those shown below. Further tuning will be required to achieve an optimal performance.

#### 13.6.1 TOUCH LATENCY

Conditions: XSIZE = 32; YSIZE = 64; CHRGTIME = 80; IDLESYNCSPERX = 16; ACTVSYNCSPERX = 16; T = 16; T = ambient temperature; Finger center of screen; Reporting off (except T100);  $C_{pk}$  Process Capability Index calculation not applied

#### Idle Primary = Mutual Capacitance; Active Primary = Mutual Capacitance

	Pipelining Off						
T100 TCHDIDOWN	Min	Тур	Max	Min	Тур	Max	Units
3	33.2	38.6	50.6	32.9	38.4	46.2	ms
2	23	28.3	36.4	23.8	29.2	38.6	ms
1	12.8	18.5	25.2	12.8	18.1	28.3	ms
Disabled (DISTCHDIDOWN = 1)	7.7	12.8	19.2	7.7	13.5	19.9	ms

#### Idle Primary = Self Capacitance; Active Primary = Mutual Capacitance


	Pipelining Off						
T100 TCHDIDOWN	Min	Тур	Max	Min	Тур	Max	Units
3	32.9	38.5	47.1	33	38.6	46.3	ms
2	22.9	28.2	36.3	24	29.6	42.1	ms
1	13.1	18.3	24.7	13.1	18	25.9	ms
Disabled (DISTCHDIDOWN = 1)	7.7	13	17.9	7.8	13.7	21.3	ms

#### Idle Primary = Self Capacitance: Active Primary = Self Capacitance

	Pipelining Off						
T100 TCHDIDOWN	Min	Тур	Max	Min	Тур	Max	Units
3	32.9	38.3	45.9	33	38.6	46.7	ms
2	23	28.4	36.4	23.9	29.9	37.7	ms
1	12.8	17.8	24.9	12.9	18.2	26.1	ms
Disabled (DISTCHDIDOWN = 1)	7.8	12.6	19	7.8	13.8	22.2	ms

## 13.6.2 REPORT RATE

Conditions: XSIZE = 32; YSIZE = 64; CHRGTIME = 80; IDLESYNCSPERX = 8; ACTVSYNCSPERX = 8; Self Tests On (Pin Fault, Signal Limits, Power only); T100 Reporting On; T = ambient temperature



## 13.6.3 BURST FREQUENCY TOLERANCE

The burst frequency is directly correlated to the system clock. The burst frequency tolerance depends on the tolerance of the system's oscillator (see Table 13-2).

#### **TABLE 13-2: OSCILLATOR TOLERANCE**

Conditions: T= -40°C, 25°C, 85°C, 105°C

Min Drift	Nominal	Max Drift	Notes
-3%	55 MHz (calibrated)		Minimum/Maximum drift over temperature is specified as percentage below/above nominal frequency

#### 13.6.4 RESET TIMINGS

	POST (	(Typ) <sup>(2)</sup>		
Parameter	Disabled	Enabled	Units	Notes
Power on to CHG line low	93	675	ms	Triggered by Vdd supply at start up
Hardware reset to CHG line low	92	675	ms	Triggered by RESET
Software reset to CHG line low	113	695	ms	Triggered by Command Processor T6 Reset command

Note 1: Any CHG line activity before the power-on or reset period has expired should be ignored by the host. Operation of this signal cannot be guaranteed before the power-on/reset periods have expired.

2: Power-on features include POST self tests. Figures show typical values for extreme cases; that is, with all features disabled and with all features enabled.

## 13.7 Touch Accuracy and Repeatability


Parameter	Min	Тур	Max	Units	Notes
Linearity	-	±0.5	-	mm	Finger diameter 8 mm
Accuracy (across all areas of sensor)	-	0.5	-	mm	Finger diameter 8 mm
Repeatability	ı	±0.25	_	%	X axis with 12-bit resolution

## 13.8 Touch Separation

Parameter	Value	Units	Notes	
Pinch/Zoom – All Directions	1.3 × MAX(Xpitch, Ypitch)	mm	One finger down, second finger approaching; touch center to center; finger diameter ≥ 7 mm.  See Figure 13-1	
Multi-finger Swipe – Horizontal/Vertical	2.0 × pitch	mm	Simultaneous fingers touch down and	
Multi-finger Swipe – Diagonal	$1.6 \times \sqrt{Xpitch^2 + Ypitch^2}$	mm	drag; touch center to center; finger diameter ≥ 7 mm.  See Figure 13-1	

Note: Assumes that the Enhanced Touch Separation algorithm is enabled in the Multiple Touch Touchscreen T100 object.

## FIGURE 13-1: TOUCH SEPARATION DEFINITIONS




## 13.9 Touch Sensor Characteristics

Parameter	Description	Value
Cm	Mutual capacitance	Typical value is between 0.15 pF and 10 pF on a single node.
Срх	Mutual capacitance load to X	Microchip recommends a maximum load of 3000 pF on each X line. $^{(1)}$
Сру	Mutual capacitance load to Y	Microchip recommends a maximum load of 500 pF on each Y line. (1)
Срх	Self capacitance load to X	See Section 13.9.1 "Maximum Self capacitance load on sensor
Сру	Self capacitance load to Y	lines"
∆Срх	Self capacitance imbalance on X	Nominal value is 30 at 500 pF, or 37 at 150 pF
∆Сру	Self capacitance imbalance on Y	Value increases by 1 pF for every 45 pF reduction in Cpx/Cpy (based on 500 pF load)
Cpds0	Self capacitance load to Driven Shield	Microchip recommends a maximum load of 500 pF on the Driven Shield line. (1)

Note 1: Please contact your Microchip representative for advice if you intend to use higher values.

## 13.9.1 MAXIMUM SELF CAPACITANCE LOAD ON SENSOR LINES



## 13.10 Input/Output Characteristics

Parameter	Description	Min	Тур	Max	Units	Notes		
Input (All inp	nput (All input pins connected to the VddIO power rail)							
Vil	Low input logic level	-0.3	1	0.3 × VddIO	>			
Vih	High input logic level	0.7 × VddIO	1	VddIO	٧			
lil	Input leakage current	_	1	1	μΑ	Pull-up resistors disabled		
RESET /GPIO	Internal pull-up resistor	20	40	60	kΩ			
Output (All o	Output (All output pins connected to the VddIO power rail)							
Vol	Low output voltage	0	_	0.2 × VddIO	٧	IoI = 4 mA		
Voh	High output voltage	0.8 × VddIO	_	VddIO	٧	loh = –4 mA		

## 13.11 Host I<sup>2</sup>C Specification

Parameter	Value
Addresses	0x4A or 0x4B
I <sup>2</sup> C specification <sup>(1)</sup>	Revision 6.0
Maximum bus speed (SCL) (2)	1 MHz
Standard Mode <sup>(3)</sup>	100 kHz
Fast Mode <sup>(3)</sup>	400 kHz
Fast Mode Plus <sup>(3)</sup>	1 MHz

Note 1: More detailed information on I<sup>2</sup>C operation is available from UM10204, I<sup>2</sup>C bus specification and user manual, available from NXP.

2: In systems with heavily laden I<sup>2</sup>C lines, even with minimum pull-up resistor values, bus speed may be limited by capacitive loading to less than the theoretical maximum.

**3:** The values of pull-up resistors should be chosen to ensure SCL and SDA rise and fall times meet the I<sup>2</sup>C specification. The value required will depend on the amount of capacitance loading on the lines.

## 13.12 SPI Specification

Parameter	Specification					
Mode	Mode 3 (CPOL = 1 and CPHA = 1)					
Clock idle state	High					
Setup on	Leading (falling) edge					
Sample on	Trailing (rising) edge					
Word size	8-bit					
Maximum clock frequency	8 MHz					

## 13.13 Thermal Packaging

#### 13.13.1 THERMAL DATA

Parameter	Description	Тур	Unit	Condition	Package
$\theta_{\sf JA}$	Junction to ambient thermal resistance	45.4	°C/W	Still air	144-lead LQFP 20 × 20 × 1.4 mm
$\theta_{\sf JC}$	Junction to case thermal resistance	10.3	°C/W		144-lead LQFP 20 × 20 × 1.4 mm

#### 13.13.2 JUNCTION TEMPERATURE

The maximum junction temperature allowed on this device is 125°C.

The average junction temperature in  ${}^{\circ}C$  (T<sub>J</sub>) for this device can be obtained from the following:

$$T_J = T_A + (P_D \times \theta_{JA})$$

If a cooling device is required, use this equation:

$$T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$$

where:

- θ<sub>IA</sub>= package thermal resistance, Junction to ambient (°C/W) (see Section 13.13.1 "Thermal Data")
- θ<sub>JC</sub> = package thermal resistance, Junction to case thermal resistance (°C/W) (see Section 13.13.1 "Thermal Data")
- $\theta_{\text{HEATSINK}}$  = cooling device thermal resistance (°C/W), provided in the cooling device datasheet
- P<sub>D</sub> = device power consumption (W)
- T<sub>A</sub> is the ambient temperature (°C)

## 13.14 ESD Information

Parameter	Value	Reference Standard	Notes
Human Body Model (HBM)	±2000V	AEC-Q100	
Charge Device Model (CDM)	±500V	AEC-Q100	Except corner pins
	±750V	AEC-Q100	Corner pins only

## 13.15 Soldering Profile

Profile Feature	Green Package
Average Ramp-up Rate (217°C to Peak)	3°C/s max
Preheat Temperature 175°C ±25°C	150 – 200°C
Time Maintained Above 217°C	60 – 150 s
Time within 5°C of Actual Peak Temperature	30 s
Peak Temperature Range	260°C
Ramp down Rate	6°C/s max
Time 25°C to Peak Temperature	8 minutes max


## 13.16 Moisture Sensitivity Level (MSL)

MSL Rating	Package Type(s)	Peak Body Temperature	Specifications
MSL3	144-lead LQFP	260°C	AEC-Q100

## 14.0 PACKAGING INFORMATION

## 14.1 Package Marking Information

## 14.1.1 144-LEAD LQFP




## 14.1.2 ORDERABLE PART NUMBERS


The product identification system for maXTouch devices is described in "Product Identification System" on page 79. That section also lists example part numbers for the device.

## 14.2 Package Details

# 144-Lead Plastic Quad Flatpack (2SB) - 20x20x1.4 mm Body [LQFP] Atmel Legacy Global Package Code AEI

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-21010 Rev A Sheet 1 of 2

# 144-Lead Plastic Quad Flatpack (2SB) - 20x20x1.4 mm Body [LQFP] Atmel Legacy Global Package Code AEI

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N		144	
Pitch	е		0.50 BSC	
Overall Height	Α	-	-	1.60
Standoff	A1	0.05	0.02	0.15
Molded Plastic Height	A2	1.35	1.40	1.45
Overall Length	D		22.00 BSC	
Exposed Pad Length	D1		20.00 BSC	
Overall Width	Е		22.00 BSC	
Exposed Pad Width	E1		20.00 BSC	
Terminal Width	b	0.17	0.22	0.27
Terminal Width	С	0.09	0.15	0.20
Terminal Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Terminal Bend Radius	R1	0.08	-	-
Terminal Bend Radius	R2	0.08	-	0.20
Terminal Angle	θ	0°	3.5°	7°
Terminal Angle	θ1	0°	-	-
Mold Draft Angle	θ2	11°	12°	13°

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21010 Rev A Sheet 2 of 2

# 144-Lead Plastic Quad Flatpack (2SB) - 20x20x1.4 mm Body [LQFP] Atmel Legacy Global Package Code AEI

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.50 BSC	
Contact Pad Spacing	C1		21.40	
Contact Pad Spacing	C2		21.40	
Contact Pad Width (X144)	X1			0.30
Contact Pad Length (X144)	Y1			1.50
Contact Pad to Contact Pad (X140)	G1	0.20		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-23010 Rev A

## APPENDIX A: ASSOCIATED DOCUMENTS

## Microchip maXTouch Web Site

For general information on the mXT2113TD-AB, please visit the following:

https://www.microchip.com/en-us/product/ATMXT2113TD-A

## **Microchip Documents**

The following documents are available on the Microchip website.

Touchscreen Design and PCB/FPCB Layout Guidelines

- Application Note: MXTAN0208 Design Guide for PCB Layouts for maXTouch Touch Controllers
- Application Note: QTAN0080 maXTouch Sensor Design Guide
- Application Note: AN2683 Edge Wiring for Self Capacitance maXTouch Touchscreens

#### Configuring and Tuning the Device

• Application Note: MXTAN0213 - Interfacing with maXTouch Touchscreen Controllers

#### **Tools Documentation**

• maXTouch Studio User Guide (accessible as on-line help from within maXTouch Studio)

#### **External Documents**

The following documents are not supplied by Microchip. To obtain any of the following documents, please contact the relevant organization.

#### Communication Interfaces

- UM10204, PC bus specification and user manual, Rev. 6 4 April 2014 Available from NXP
- AN991/D, Using the Serial Peripheral Interface to Communicate Between Multiple Microcomputers, Rev. 1
  January 2002

Available from NXP

# mXT2113TD-AB 5.0

## **APPENDIX B: REVISION HISTORY**

## **Revision A (August 2023)**

Initial edition for firmware revision 5.0.AA – Release

## **INDEX**

A	
Absolute maximum specifications	54
ADDSEL pin27,	
Adjacent key suppression technology	25
AKS. See Adjacent key suppression	
Analog I/O	
Analog voltage supply	
AVdd voltage supply	55
C	
Calibration	24
Capacitive Touch Engine (CTE)	10
Charge time	23
Checksum in I <sup>2</sup> C reads	30
Checksum in I <sup>2</sup> C writes	
CHG line	
mode 0 operationmode 1 operation	
on power up	
Clock stretching	
COMMSEL pin	
Communications	
COMMSEL pin	27
communication mode selection	27
I <sup>2</sup> C. See I <sup>2</sup> C communications	
SPI. See SPI communications	
Component placement and tracking	
Connection Information see <i>Pinouts</i> Customer Change Notification Service	
Customer Notification Service	
Customer Support	
	•
D	
DC characteristics	
DC characteristics  Debugging	53
DC characteristics  Debugging  object-based protocol	53 53
DC characteristics  Debugging  object-based protocol  self test	53 53 53
DC characteristics	53 53 53 53
DC characteristics  Debugging  object-based protocol  self test  SPI Debug Interface  16, Decoupling capacitors  13,	53 53 53 53 44
DC characteristics  Debugging object-based protocol self test  SPI Debug Interface 16, Decoupling capacitors 13, Detailed operation	53 53 53 53 44 23
DC characteristics  Debugging  object-based protocol  self test  SPI Debug Interface  16, Decoupling capacitors  13,	53 53 53 53 44 23
DC characteristics  Debugging object-based protocol self test SPI Debug Interface 16, Decoupling capacitors 13, Detailed operation Detection integrator	53 53 53 53 53 44 23 23
DC characteristics  Debugging object-based protocol self test SPI Debug Interface SPI Debug Interface 16, Decoupling capacitors 13, Detailed operation Detection integrator Device	53 53 53 53 44 23 23
DC characteristics  Debugging object-based protocol self test.  SPI Debug Interface 16, Decoupling capacitors 13, Detailed operation Detection integrator Device overview  DFLL oscillator olerance specification Digital filtering.	53 53 53 53 44 23 23 10 66 24
DC characteristics Debugging object-based protocol self test	53 53 53 53 44 23 23 10 66 24 47
DC characteristics Debugging object-based protocol self test	53 53 53 53 44 23 23 10 66 24 47 55
DC characteristics Debugging object-based protocol self test	53 53 53 53 44 23 23 10 66 24 47 55 30
DC characteristics Debugging object-based protocol self test	53 53 53 53 44 23 23 10 66 24 47 55 30
DC characteristics Debugging object-based protocol self test	53 53 53 53 44 23 23 10 66 24 47 55 30
DC characteristics  Debugging  object-based protocol  self test  SPI Debug Interface  16, Decoupling capacitors  13, Detailed operation  Detection integrator  Device  overview  DFLL oscillator olerance specification  Digital filtering  Digital signals  Digital voltage supply  Direct Memory Access  Driven shield lines  15, 19,	53 53 53 53 54 44 23 23 10 66 24 47 55 30 46
DC characteristics Debugging object-based protocol self test SPI Debug Interface 16, Decoupling capacitors 13, Detailed operation Detection integrator Device overview  DFLL oscillator olerance specification Digital filtering Digital signals Digital voltage supply Direct Memory Access Driven shield lines 15, 19,	53 53 53 53 44 23 23 10 66 24 47 55 30 46
DC characteristics Debugging object-based protocol self test SPI Debug Interface 16, Decoupling capacitors 13, Detailed operation Detection integrator Device overview  DFLL oscillator olerance specification Digital filtering Digital signals Digital voltage supply Direct Memory Access Driven shield lines 15, 19,  E  EMC 24, EMI Reduction Enhanced touch separation	53 53 53 53 54 44 223 223 110 666 224 447 555 330 446
DC characteristics Debugging object-based protocol self test SPI Debug Interface 16, Decoupling capacitors 13, Detailed operation Detection integrator Device overview  DFLL oscillator olerance specification Digital filtering Digital signals Digital voltage supply Direct Memory Access Driven shield lines 15, 19,  E  EMC 24, EMI Reduction	53 53 53 53 54 44 223 223 110 666 224 447 555 330 446
DC characteristics Debugging object-based protocol self test SPI Debug Interface 16, Decoupling capacitors 13, Detailed operation Detection integrator Device overview  DFLL oscillator olerance specification Digital filtering Digital signals Digital voltage supply Direct Memory Access Driven shield lines 15, 19,  E  EMC 24, EMI Reduction Enhanced touch separation	53 53 53 53 54 44 223 223 110 666 224 447 555 330 446
DC characteristics Debugging	53 53 53 53 53 44 23 23 10 66 62 44 47 55 53 30 46 47 22 47 67 770
DC characteristics Debugging	53 53 53 53 53 44 23 23 10 66 62 44 47 55 53 30 46 47 77 70
DC characteristics Debugging	53 53 53 53 53 44 23 23 10 66 62 44 47 55 53 30 46 47 70 22 46 770
DC characteristics Debugging	53 53 53 53 53 44 23 23 10 66 62 44 47 55 53 30 46 47 70 22 46 770
DC characteristics Debugging object-based protocol self test SPI Debug Interface 16, Decoupling capacitors 13, Detailed operation Detection integrator Device overview  DFLL oscillator olerance specification Digital filtering Digital signals Digital voltage supply Direct Memory Access Driven shield lines 15, 19,  E EMC 24, EMI Reduction Enhanced touch separation ESD information  G Glove detection GPIO pins Grip suppression Ground tracking.	53 53 53 53 53 44 23 23 10 66 62 44 47 55 53 30 46 47 70 22 46 770
DC characteristics Debugging	53 53 53 53 53 53 44 223 23 10 66 24 47 55 30 46 67 770 25 16 24 44 47

HSYNC pin	.15
I	
I/O pins	.13
I <sup>2</sup> C communications28–	
address selection27,	
ADDSEL pin27,	28
CHG line21,	32
clock stretching	
reading from the device	
reading messages with DMA	
reads in checksum mode	
SCL pin	
SDA pin13, specification	
writes in checksum mode	
writing to the device	
Input/Output characteristics	
Internet Address	
J	
Junction temperature	.69
L	
latency, touch	
Lens bending	.25
M	
Microchip Internet Web Site	80
MISO pin	
Moisture sensitivity level (msl)	
MOSI pin	
Multiple function pins	.15
Mutual capacitance measurements	.10
N	
••	0.4
Noise suppression	
display	.24
0	
Object-based protocol (OBP)48,	53
Operational modes	
Oscillator tolerance specification	.66
Overview of the mXT2113TD-AB	
P	
•	
PCB cleanliness	
PCB designanalog I/O	
component placement and tracking	
decoupling capacitors	
digital signals	
EMC	
ground tracking	
PCB cleanliness	
power supply	.44
supply rails	.44
voltage regulator	
Pinouts	
Power supply	
I/O pins	
PCB design	
Power supply ripple and noise	
Power-up sequence	.48


# mXT2113TD-AB 5.0

hardware reset	Power-up/reset	20	failed protocol	43
Dower-on reset (POR)   20	hardware reset	21		
software reset.         21         MOSI pin.         33           VdrilO enabled after Vdd.         22         operation.         33           R         13         read operation and responses.         33           Reading from the Device.         52         SPI mode 3         35           Recommended operating conditions.         54         SPI mode 3         35           Report rate.         66         SPI, INVALID DRC.         44           Repetability.         66         SPI, INVALID DRC.         44           Report rate.         66         SPI, INVALID DRC.         44           Rest timings.         66         SPI, INVALID DRC.         44           Rest timings.         66         SPI, INVALID DRC.         44           Rest timings.         66         SPI, INVALID DRC.         44           St S	power-on reset (POR)	20		
Volid   Patistors   13	software reset	21		
Pull-up resistors	VddIO enabled after Vdd	22		
Reading from the Device.  Reading from the Device.  Recommended operating conditions.  54  Report rate  66  SPI_INVALID_CRC  44  Report rate  66  SPI_INVALID_CRC  44  Reset trinnings  66  SPI_INVALID_CRC  45  Reset trinnings  66  SPI_INVALID_CRC  45  Restarismission compensation.  24  SPI_READ_FAIL  41  SPI_READ_FAIL  43  SPI_READ_REC  44  SPI_READ_REC  45  SPI_READ_REC  45  SPI_READ_REC  46  SPI_NONTELE_FAIL  38  SPI_READ_REC  30  47  SPI_READ_REC  47  SPI_READ_REC  48  SPI_READ_REC  49  SPI_READ_REC  40  SPI_	Pull-up resistors	13		
Reading from the Device. 52 SPI mode 3	, D			
Reading from the Device         52         SPI mode 3         33           Recommended operating conditions         54         SPI transaction header         33           Repeat rate         66         SPI_INVALID_REC         44           Reset timings         66         SPI_INVALID_REC         44           Reset timings         66         SPI_READ_OK         44           SS         SPI_READ_OK         44           SPI_READ_OK         44         SPI_READ_OK         44           SPI_READ_OK         44         SPI_READ_OK         44           SPI_READ_OK         44         SPI_READ_OK         44           SPI_READ_OK         44         SPI_READ_OK         44           SPI_READ_OK         43         SPI_READ_OK         33           SPI_READ_OK         33         SPI_READ_OK         44           SPI_NIMITE_OK         33         SPI_READ_OK         44           SCC pin Inle         35         SPI_READ_OK         44           SCK pin Inle         35         SPI_READ_OK         44           SCL pin Inle         33         SSPI_NECO         35           SCL pin Inle         33         SSPI_READ_OK         44           SCL	К			
Recommended operating conditions.  54  Repostability  66  Repostability  66  Repost tate  66  Repost rate  66  Reset timings  66  Retransmission compensation  24  SP   READ   RE	Reading from the Device	52		
Report rate         66         SP_INVALID_REQ.         44           Retransmission compensation         24         SP_READ_FAIL.         4           S         SP_READ_FAIL.         4           Shematic         11         SP_READ_ECQ.         44           SP_WRITE_FAIL.         33           Geoupling capacitors         13         SP_WRITE_FAIL.         33           GPIO pins.         16         SS_PI WRITE_REQ.         33           JOI-lup resistors.         13         SPI WRITE_REQ.         35           SOL pin inle.         35         SPI Debug Interface.         6.5           JOI-lup resistors.         13         SPI READ_OK.         46           SOL pin inle.         35         SPI Debug Interface.         6.5           JOI-lup resistors.         13         SPI READ_OK.         46           SOL pin inle.         35         SPI Debug Interface.         6.5           JOI-lup resistors.         13         SPI READ_OK.         44           SOL pin inle.         35         SS pin.         33           SOL pin inle.         35         SS pin.         33           SOL pin inle.         35         SS pin.         33           SOL pin in	Recommended operating conditions	54		
Report rate         66         SPI_INVAILD_REQ         44           Resteat imings         66         SPI_READ_FAIL         44           Retransmission compensation         24         SPI_READ_REQ         44           SS         SPI_READ_REQ         44           SPI_READ_REQ         44         SPI_WRITE_FAIL         33           SCH_PID_INS         16         SPI_WRITE_FAIL         33           GPIO_pins         16         SS_PI_WRITE_FRQ         33           JOH_PID_INS         16         SS_PI_WRITE_FRQ         33           JOH_PID_INS         16         SS_PI_WRITE_FRQ         33           JOH_PID_INS         13         SPI_WRITE_FRQ         33           JOH_PID_INS         13         SPI_Debug Interface         16.56           JOH_PID_INS         13         SPI_DEBUG Interface         16.66           JOH_PID_INS         13         SPI_DEBUG Interface         16.64           SCL pin         13         SPI_DEBUG Interface <t< td=""><td>Repeatability</td><td>66</td><td>SPI INVALID CRC</td><td>43</td></t<>	Repeatability	66	SPI INVALID CRC	43
Reset limings         66         SPI_READ_FAIL         4           Stratransmission compensation         24         SPI_READ_OK         4           S         SPI_READ_OK         44           SPI_READ_REO         .44         SPI_READ_REO         .44           SPI_WRITE_FAIL         .33         .39           GPOI pins         .16         SPI_WRITE_OK         .36           Spin         .35         .91         .91         .91           POI pins         .16         SPI_WRITE_OK         .35         .35         .35         .91         .92         .37         .35	Report rate	66		
Retransmission compensation	Reset timings	66		
Schematic				
Sehematic				
Schematic         11         SPI_WRITE_OK         32           decoupling capacitors         13         GPIO pins         16         18         SPI_WRITE_REQ         33           GPIO pins         16         16         SS pin         33           pull-up resistors         13         syl person         35           SCK pin lime         35         SS pin         33           SCK pin lime         33         Start-up procedure         44           SCR pin adaptiance measurements         10         33         Start-up procedure         44           Self test         53         ST         TS         TS           Sensor alayout         18         18         Timing specification         56           Sensor alayout         18         18         Timing specifications         66           sensor layout         18         18         Timing specifications         66           soldering profile         70         Touch accuracy         66           Shieldless support	S			
decoupling capacitors         13         SPI_WRITE_REQ         33           GPIO pins         16         15         15         10         16         17         13         33         18         18         19         19         19         19         19         19         19         19         19         19         19         19         19         19         19         19         10         19         19         19         10         19         19         19         19         10         10         10         10         10         10         10         10         10         10         10         10	Schematic	11		
GPIC pines	decoupling capacitors	13		
Fig. Interface			SS nin	35
Dull-up resistors				
voltage booster.         13         SPL READ OK.         44           SCK pin line         35         SS pin         35           SCL pin         13, 33         Start-up procedure         44           SDA pin         10         Self capacitance measurements         44           Self capacitance measurements         10         T           Sensor acquisition.         23         Test configuration specification         56           Sensor layout         18-19         18-19         Thermal data.         66           Sensor layout         18-19         18-19         Thermal data.         66           Sensor layout         18-19         18-19         Timing specifications         66           sensors.         18-18         touch part and tou				
SCK pin line         35         SS pin         36           SCL pin         13, 33         Start-up procedure         48           SDA pin         13, 33         Start-up procedure         48           Self capacitance measurements         10         58           Self test         53         T           Sensor acquisition         23         Test configuration specification         56           Sensor acquisition         28         Thermal data         66           electrodes         18         Thermal data         66           electrodes         18         Timing specifications         66           sensors         18         Timing specifications         66           fotuch panel         18         touch latency         66           Shieldless support         24         Touch accuracy         66           Sholute maximum specifications         54         Touch accuracy         66           absolute maximum specifications         54         Touch accuracy         66           absolute maximum specifications         54         Touch sensor characteristics         67           DC characteristics         55         Touch sensor characteristics         67           ach part parti	·			
SCL pin	•			
SDA pin				
Self capacitance measurements         10           Self test         53         T           Sensor adjusition         23         Test configuration specification         56           Sensor layout         18–19         Thermal data         66           electrodes         18         Timing specifications         66           sensors         18         report rate         66           soluch panel         18         touch latency         65           Shieldless support         24         Touch accuracy         66           Soldering profile         70         Touch detection         10, 22           Specifications         54         Touch accuracy         66           absolute maximum specifications         54         Touch accuracy         66           absolute maximum specifications         54         Touch sensor characteristics         67           analog voltage supply         55         Touch sensor characteristics         67           a pict to teracteristics         55         Touch sensor characteristics         67           a pict L socillator tolerance         66         Touch sensor characteristics         67           a pict L socillator tolerance         66         Touch sensor characteristics	•	•		
Self test         53         T           Sensor adjustition         23         Test configuration specification         56           Sensor layout         18–19         Thermal data         66           electrodes         18         Timing specifications         66           sensors         18         report rate         66           touch panel         18         report rate         66           Shieldless support         24         Touch accuracy         66           Shieldless support         24         Touch accuracy         66           Soldering profile         70         Touch detection         10,2           absolute maximum specifications         54         Touch sensor characteristics         66           absolute maximum specifications         54         Touch sensor characteristics         67           DFLL oscillator tolerance         66         Touch sensor characteristics         67           analog voltage supply         55         Touch sensor characteristics         70           enhanced touch separation         67         Tuning         53           Unintentional touch suppression         25         25           ESD information         70         Unintentional touch suppression			Supply rails	44
Sensor acquisition         23         Test configuration specification         56           Sensor layout         18–19         Thermal data         66           electrodes         18         Timing specifications         66           sensors         18         Timing specifications         66           Shiedless support         24         Touch accuracy         66           Soldering profile         70         Touch detection         10, 23           Specifications         54–70         Touch detection         10, 23           absolute maximum specifications         54         Touch accuracy         66           analog voltage supply         55         Touch sensor characteristics         67           analog voltage supply         55         Touch sensor characteristics         67           digital voltage supply         55         Touch separation         67           ESD information         67         Unintentional touch suppression         25           ESD information         67         Unintentional touch suppression         25           proper supply ripple and noise         55         ViddOrdore supply         55           power supply ripple and noise         55         ViddOrdore supply         55			T	
Sensor layout			Test configuration specification	56
electrodes	•			
sensors         18         report rate         56           Shieldless support         24         Touch latency         66           Soldering profile         70         Touch accuracy         66           Specifications         54         Touch detection         10, 23           Specifications         54         Touch separation         66           absolute maximum specifications         54         Touch separation         67           analog voltage supply         55         Touch separation         67           DC characteristics         55         Touch separation         67           DFLL oscillator tolerance         66         Tuning         53           enhanced touch separation         67         Unintentional touch suppression         25           ESD information         70         Unintentional touch suppression         25           y <sup>2</sup> C specification         69         Y         V           misture sensitivity level (msl)         70         Unintentional touch suppression         25           y/2 specification         69         Y         Y         Y           misture sensitivity level (msl)         70         Yold voltage supply         55           power supply ripple and noise	•			
touch panel         18         touch latency         56           Shieldless support         24         Touch accuracy         66           Soldering profile         70         Touch detection         10, 23           Specifications         54-70         Touch detection         10, 23           absolute maximum specifications         54         Touch sensor characteristics         67           analog voltage supply         55         Touch sensor characteristics         67           DC characteristics         55         Touch sensor characteristics         67           DFLL oscillator tolerance         66         Tuning         53           digital voltage supply         55         Touch sensor characteristics         66           digital voltage supply         55         Touch sensor characteristics         66           digital voltage supply         55         Touch sensor characteristics         10           enhanced touch separation         67         W         10           ESD information         70         Unintentional touch suppression         25           injustiout temperature         69         V         Vdd voltage supply         55           moisture sensitivity level (msl)         70         VddO voltage supply				
Shieldless support.         24         Touch accuracy.         66           Soldering profile         70         Touch detection         10,23           Specifications         54-70         Touch detection         10,23           absolute maximum specifications         54         Touch latency         66           absolute maximum specifications         54         Touch separation         67           DC characteristics         55         Touch separation         67           DFLL oscillator tolerance         66         40         40           digital voltage supply         55         55         Touch sensor characteristics         67           enhanced touch separation         67         10         10         10           ESD information         70         Unintentional touch suppression         25         10           ESD information         70         Unintentional touch suppression         25         10           Unintentional touch suppression         25         10         10           input/output characteristics         68         10         10         10         10         10         10         10         10         10         10         10         10         10         10 <td< td=""><td></td><td></td><td></td><td></td></td<>				
Soldering profile	•			
Specifications         54–70 absolute maximum specifications         54–70 Touch latency         656 absolute maximum specifications         54 Touch sensor characteristics         67 Doc haracteristics         55 Touch sensor characteristics         67 Doc haracteristics         55 Touch sensor characteristics         67 Doc haracteristics         55 Touch sensor characteristics         15 Touch sensor characteristics         16 Touch sensor characteristics         16 Touch sensor characteristics         16 Touch sensor characteristics         17 Touch sensor characteristics         17 Touch sensor characteristics         18 Touch sensor characteristics         19 Touch sensor characteristics         19 Touch sensor characteristics         10 Touch senso	·			
absolute maximum specifications   54	- ·			
analog voltage supply         55         Touch separation         67           DC characteristics         55         Touch separation         15           DFLL oscillator tolerance         66         Touch separation         15           digital voltage supply         55         Tuning         53           enhanced touch separation         67         U         Tuning         53           ESD information         70         Unintentional touch suppression         25           I <sup>2</sup> C specification         69         V         V           input/output characteristics         68         V           input/output characteristics         68         V           input/output characteristics         68         V           input/output characteristics         68         V           junction temperature         69         Vdd voltage supply         55           moisture sensitivity level (msl)         70         VddCore supply         15           power supply ripple and noise         55         Voltage supply         55           recommended operating conditions         54         Voltage booster         15           repatability         66         Voltage supply operation         46           so			•	
DC characteristics				
DFLL oscillator tolerance         66         digital voltage supply.         55           enhanced touch separation         67         U           ESD information         70         Unintentional touch suppression.         25           I²C specification         69         V           input/output characteristics         68         V           junction temperature         69         Vdd voltage supply         55           moisture sensitivity level (msl)         70         VddCore supply         13           power supply ripple and noise         55         VddIo voltage supply         55           recommended operating conditions         54         Voltage booster         13           repeatability         66         multiple supply operation         46           soldering profile         70         single supply operation         46           SPI bus specification         69         VSYNC pin         15           test configuration         56         W         W           test configuration         66         Withing to the Device         51           touch accuracy         66         Withing to the Device         51           touch sensor characteristics         67         X           XVdd v			•	
digital voltage supply         55           enhanced touch separation         67           ESD information         70         Unintentional touch suppression         25           I <sup>2</sup> C specification         69         V           input/output characteristics         68         V           junction temperature         69         Vdd voltage supply         55           moisture sensitivity level (msl)         70         VddCore supply         13           power supply ripple and noise         55         VddIO voltage supply         55           recommended operating conditions         54         Voltage booster         15           repeatability         66         Voltage regulator         45           reset timings         66         multiple supply operation         46           soldering profile         70         single supply operation         46           soldering profile         70         single supply operation         46           spl bus specification         69         VSYNC pin         15           test configuration         56         W           thermal data         69         Writing to the Device         51           touch accuracy         66         Wwww.dadress         80 <td></td> <td></td> <td></td> <td></td>				
enhanced touch separation         67         U           ESD information         70         Unintentional touch suppression         25           I <sup>2</sup> C specification         69         V           input/output characteristics         68         V           junction temperature         69         Vdd voltage supply         55           moisture sensitivity level (msl)         70         VddCore supply         13           power supply ripple and noise         55         VddIO voltage supply         55           recommended operating conditions         54         Voltage booster         13           repeatability         66         Voltage regulator         45           reset timings         66         multiple supply operation         46           soldering profile         70         single supply operation         46           SPI bus specification         69         VSYNC pin         15           test configuration         56         W           thermal data         69         Wirting to the Device         51           touch accuracy         66         Wirting to the Device         51           touch sensor characteristics         67         X           XVdd voltage supply         55			Tuning	53
### ESD information			U	
1 <sup>2</sup> C specification       69         input/output characteristics       68         junction temperature       69       Vdd voltage supply       55         moisture sensitivity level (msl)       70       VddCore supply       13         power supply ripple and noise       55       VddIO voltage supply       55         recommended operating conditions       54       Voltage booster       13         repeatability       66       Voltage regulator       45         reset timings       66       multiple supply operation       46         soldering profile       70       single supply operation       46         SPI bus specification       69       VSYNC pin       15         test configuration       56       W         test configuration       56       W         test configuration       56       W         timing specifications       65       Writing to the Device       51         touch sensor characteristics       67       X         XVdd voltage supply       55         SPI communications       35–43       XVdd supply       13         SPI protocol opcodes       36       Tom External Regulated Supply       13         Form External Regulated Supply			_	0.0
input/output characteristics			Unintentional touch suppression	25
input/output characteristics   68     junction temperature   69   Vdd voltage supply			V	
moisture sensitivity level (msl)         70         VddCore supply         13           power supply ripple and noise         55         VddIO voltage supply         55           recommended operating conditions         54         Voltage booster         13           repeatability         66         Voltage regulator         45           reset timings         66         multiple supply operation         46           soldering profile         70         single supply operation         46           SPI bus specification         69         VSYNC pin         15           test configuration         56         W           thermal data         69         Writing to the Device         51           touch accuracy         66         WWW Address         80           touch sensor characteristics         67         X           XVdd voltage supply         55         XVdd supply         13           SPI communications         35–43         from External Regulated Supply         13           SPI protocol opcodes         36         from Vdd         13           CHG line         21, 35         from Vdd         13			•	
power supply ripple and noise         55         VddIO voltage supply         55           recommended operating conditions         54         Voltage booster         13           repeatability         66         Voltage regulator         45           reset timings         66         multiple supply operation         46           soldering profile         70         single supply operation         46           SPI bus specification         69         VSYNC pin         15           test configuration         56         W           thermal data         69         Writing to the Device         51           touch accuracy         66         WWW Address         80           touch sensor characteristics         67         X           XVdd voltage supply         55         X           SPI communications         35–43         XVdd supply         13           SPI protocol opcodes         36         from External Regulated Supply         13           CHG line         21, 35         from Vdd         13				
recommended operating conditions         54         Voltage booster         13           repeatability         66         Voltage regulator         45           reset timings         66         multiple supply operation         46           soldering profile         70         single supply operation         46           SPI bus specification         69         VSYNC pin         15           test configuration         56         W           thermal data         69         Writing to the Device         51           touch accuracy         66         WWW Address         80           touch sensor characteristics         67         X           XVdd voltage supply         55         X           SPI communications         35–43         XVdd supply         13           SPI protocol opcodes         36         from External Regulated Supply         13           CHG line         21, 35         from Vdd         13			VadCore supply	13
repeatability       66       Voltage regulator       45         reset timings       66       multiple supply operation       46         soldering profile       70       single supply operation       46         SPI bus specification       69       VSYNC pin       15         test configuration       56       W         thermal data       69       Writing to the Device       51         touch accuracy       66       WWW Address       80         touch sensor characteristics       67       X         XVdd voltage supply       55       X         SPI communications       35–43       XVdd supply       13         SPI protocol opcodes       36       from External Regulated Supply       13         CHG line       21, 35       from Vdd       13				
reset timings       66       multiple supply operation       46         soldering profile       70       single supply operation       46         SPI bus specification       69       VSYNC pin       15         test configuration       56       W         thermal data       69       W         timing specifications       65       Writing to the Device       51         touch accuracy       66       WWW Address       80         touch sensor characteristics       67       X         XVdd voltage supply       55       X         SPI communications       35–43       XVdd supply       13         SPI protocol opcodes       36       from External Regulated Supply       13         CHG line       21, 35       from Vdd       13				
soldering profile       70       single supply operation       .46         SPI bus specification       69       VSYNC pin       .15         test configuration       56       W         thermal data       69       Writing to the Device       .51         touch accuracy       66       WWW Address       .80         touch sensor characteristics       67       X         XVdd voltage supply       55       X         SPI communications       35–43       XVdd supply       .13         SPI protocol opcodes       36       from External Regulated Supply       .13         CHG line       21, 35       from Vdd       .13	repeatability	66		
SPI bus specification       69       VSYNC pin.       15         test configuration       56       W         thermal data       69       Writing to the Device.       51         touch accuracy       66       WWW Address       80         touch sensor characteristics       67       X         XVdd voltage supply       55       X         SPI communications       35–43       XVdd supply       13         SPI protocol opcodes       36       from External Regulated Supply       13         CHG line       21, 35       from Vdd       13				
test configuration       56         thermal data       69         timing specifications       65       Writing to the Device       51         touch accuracy       66       WWW Address       80         touch sensor characteristics       67       X         XVdd voltage supply       55       X         SPI communications       35–43       XVdd supply       13         SPI protocol opcodes       36       from External Regulated Supply       13         CHG line       21, 35       from Vdd       13				
thermal data       69         timing specifications       65       Writing to the Device       51         touch accuracy       66       WWW Address       80         touch sensor characteristics       67       X         XVdd voltage supply       55       X         SPI communications       35–43       XVdd supply       13         SPI protocol opcodes       36       from External Regulated Supply       13         CHG line       21, 35       from Vdd       13	•		VSYNC pin	15
thermal data 69 timing specifications 65 touch accuracy 66 touch sensor characteristics 67 XVdd voltage supply 55 SPI communications 35–43 SPI protocol opcodes 36 CHG line 21, 35 Writing to the Device 51 WWW Address 80  X X X X  XVdd supply 13 from External Regulated Supply 13 from Vdd 13			W	
touch accuracy       66       WWW Address       80         touch sensor characteristics       67       X         XVdd voltage supply       55       X         SPI communications       35–43       XVdd supply       13         SPI protocol opcodes       36       from External Regulated Supply       13         CHG line       21, 35       from Vdd       13	thermal data	69		
touch accuracy				
XVdd voltage supply       55         SPI communications       35–43         SPI protocol opcodes       36         CHG line       21, 35     XVdd supply  13  from External Regulated Supply  13  from Vdd  13  14  15  15  16  17  17  18  18  18  18  18  18  18  18	touch accuracy	66	VVVVVV Address	80
XVdd voltage supply       55         SPI communications       35–43       XVdd supply       13         SPI protocol opcodes       36       from External Regulated Supply       13         CHG line       21, 35       from Vdd       13	touch sensor characteristics	67	X	
SPI protocol opcodes         36         from External Regulated Supply         13           CHG line         21, 35         from Vdd         13	XVdd voltage supply	55		
CHG line	SPI communications	35–43		
GTG III.E21, 33	SPI protocol opcodes	36		
	CHG line	21, 35		
	communications protocol	35	XVdd voltage supply	55

## PRODUCT IDENTIFICATION SYSTEM

The table below gives details on the product identification system for maXTouch devices. See "Orderable Part Numbers" below for example part numbers for the mXT2113TD-AB.

To order or obtain information, for example on pricing or delivery, refer to the factory or the listed sales office.



Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. See "Orderable Part Numbers" below or check with your Microchip Sales Office for package availability with the Tape and Reel option.

## **Orderable Part Numbers**

Orderable Part Number	Firmware Revision	Description
ATMXT2113TD-ABVA3 (Supplied in trays)	5.0.AA	144-lead LQFP 20 × 20 × 1.4 mm, RoHS compliant Operating temperature range –40°C to +105°C (Grade 2)
ATMXT2113TD-ABRVA3 (Supplied in tape and reel)		

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Datasheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

For information on the mXT2113TD-AB, visit https://www.microchip.com/en-us/product/ATMXT2113TD-A.

#### THE MAXTOUCH WEB SITE

Information on Microchip's maXTouch product line can be accessed via the microchip web site at <a href="https://www.microchip.com">www.microchip.com</a>, This information is also available for direct access via a short-cut at <a href="https://www.maxtouch.com">www.maxtouch.com</a>. The maXTouch web pages contain the following information:

- Product Information Product specifications, brochures, datasheets, protocol guides
- Tools and Software Evaluation kits, maXTouch Studio, software libraries for individual maXTouch touch controllers
- Training and Support Generic application notes and training material for the maXTouch product range

## **CUSTOMER CHANGE NOTIFICATION SERVICE**

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <a href="www.microchip.com">www.microchip.com</a>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

#### Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip
  products is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY PUNITIVE. INCIDENTAL. INDIRECT SPECIAL. CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY. SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\label{eq:sqtp} \mbox{SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.}$ 

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-2840-8



## **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi. MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078 ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

**China - Qingdao** Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300 China - Xian

Tel: 86-29-8833-7252

**China - Xiamen** Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040 ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune

Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

**Vietnam - Ho Chi Minh** Tel: 84-28-5448-2100

**EUROPE** 

**Austria - Wels** Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

**Germany - Heilbronn** Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Germany - Rosenheim** Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Microchip:

ATMXT2113TD-ABVA3 ATMXT2113TD-ABRVA3