

EVB-LAN8814 Evaluation Board User's Guide

© 2022 Microchip Technology Inc. and its subsidiaries

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR- RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMA-TION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON- INFRINGEMENT, MERCHANTABILITY, AND FIT-NESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI- RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kieer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM, net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, Kob, maxCrypto, maxView, memBrain, Mindi, MiVi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-1458-6

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



EVB-LAN8814 EVALUATION BOARD USER'S GUIDE

Table of Contents

Chapter 1. Overview	
1.1 Introduction	7
1.1.1 Features	7
1.1.2 Block Diagram	9
1.1.3 References	9
1.1.4 Terms and Abbreviations	9
Chapter 2. Getting Started	
2.1 Introduction	11
2.1.1 Kit Contents	11
2.1.2 Tools for EVB-LAN8814 Setup	11
2.1.2.1 Software Compilation	11
2.1.2.2 Preparing Host PC and Tools for Downloading the Compile	d Exe-
2 1 3 Connecting the Dewer Supply	12 11
2.1.3 Connecting the Power Supply	14
2.1.4 Connecting the Board	14
2 1 5 1 Configuring the LI-Boot Loader	10
2 1 5 2 Starting Linux [®]	15
2 1 5 3 Familiarizing with Switchdev Kernel	17
2 1 5 4 Important Networking Tools (Iproute2 Ethtool and Port Ma	nnina
to Network Devices)	17
2.1.6 Interface Reconfiguration	18
2.1.6.1 Example Using Iproute2 to Configure the Ports	18
2.1.6.2 Example Using Ethtool to Configure Media Particulars (Spec	ed, Du-
2.1.6.3 Example of Bridging Multiple Ports to Switch Unfiltered Tra	ffic
Port-to-Port	18
2.1.7 Useful Test Features	19
2.1.7.1 Test Traffic Generator	19
2.1.7.2 Enabling Logging	19
2.1.7.3 Direct Register Inspection of LAN8814	20
Chapter 3. Hardware Features	
3.1 Strapping Settings for LAN8814 PHY	23
3.1.1 LAN8814 PHY Reference Clock Selection	23
3.1.2 LAN8814 MDIO Address Selection	23
3.2 Board Configuration Precautions	24
3.2.1 Bypassing SerDes Regulator while Powering VDDAH with 3V3	24
3.2.2 Changing VDDIO to 3V3 when Interfacing with Other On-Board ICs	25
3.2.3 Reflashing the On-board Flash Memory	25
3.2.3.1 Examining the NOR Partition Table	25
3.2.3.2 Reflashing the Linux [®] Partition	26
3.2.4 Confirming U-Boot Partition Remains Intact	26

3.3 Resetting the LAN8814 PHY Chip	27
3.4 Expansion Connectors	27
3.4.1 GPIO Bank for LAN8814 PHY Test/Measurement	27
3.4.2 UART Management Port for Serial Terminal Server Connections	28
3.4.3 QSGMII Breakouts to LAN8814 PHY	29
3.5 LAN8814 Free-Running Clock	31
3.6 Board Debug Test Points	32
Chapter 4. PTP4L Demonstration using the EVB	
4.1 Connection Setup	33
4.1.1 EVB Clock Configuration	33
4.1.2 Calnex Paragon-X Connections	33
4.2 Calnex PTP Master Setup	34
4.2.1 Click Measurements	36
4.2.2 Click Setup Interface	36
4.2.3 Return to the Callex PTP Master Emulation Setup Paner	37
4.3 Configuring the Switch PTP Oort and PTP Application	38
4.4 Enabling the 1PPS Timing Output from the LAN8814 Device	38
4.5 Starting PTP4L	38
4.6 Confirming PTP4L Message Outputs	39
4.7 Restarting PTP4L as a Background Process	39
4.8 Confirming OffsetfromMaster from PTP4L	39
4.9 Performing 1588 1PPS Measurements using the Paragon-X	40
Appendix A. Schematics	
A.1 Introduction	47
Annendix B PCB Lavers	
R 1 Introduction	55
	55
Appendix C. Bill of Materials	
C.1 Introduction	65



EVB-LAN8814 EVALUATION BOARD USER'S GUIDE

Preface

NOTICE TO CUSTOMERS

All documentation becomes dated, and this manual is no exception. Microchip tools and documentation are constantly evolving to meet customer needs, so some actual dialogs and/or tool descriptions may differ from those in this document. Please refer to our website (www.microchip.com) to obtain the latest documentation available.

Documents are identified with a "DS" number. This number is located on the bottom of each page, in front of the page number. The numbering convention for the DS number is "DSXXXXA", where "XXXXX" is the document number and "A" is the revision level of the document.

For the most up-to-date information on development tools, see the MPLAB[®] IDE online help. Select the Help menu, and then Topics to open a list of available online help files.

INTRODUCTION

This chapter contains general information that will be useful to know before using the Microchip EVB-LAN8814 Evaluation Board. Items discussed in this chapter include:

- Document Layout
- Conventions Used in this Guide
- The Microchip Website
- Development Systems Customer Change Notification Service
- Customer Support
- Document Revision History

DOCUMENT LAYOUT

This document features the EVB-LAN8814 Evaluation Board. The manual layout is as follows:

- **Chapter 1. "Overview"** This section provides an overview of the evaluation board and a brief description of the board feature list.
- Chapter 2. "Getting Started" This section provides details on how to download and cross-compile the EVB-LAN8814 software and load the custom Switchdev application into the board.
- Chapter 3. "Hardware Features" This section shows the different connection types found on the evaluation board.
- Chapter 4. "PTP4L Demonstration using the EVB" This section covers step-by-step setup instructions using the Calnex Paragon-X software.
- **Appendix A. "Schematics**" This section shows the schematic drawings of the EVB-LAN8814 Evaluation Board.
- Appendix B. "PCB Layers"- This section shows the PCB layers of the EVB-LAN8814 Evaluation Board.
- Appendix C. "Bill of Materials" This section shows the Bill of Materials for the EVB-LAN8814 Evaluation Board.

CONVENTIONS USED IN THIS GUIDE

This manual uses the following documentation conventions:

DOCUMENTATION CONVENTIONS

Description	Represents	Examples	
Arial font:			
Italic characters	Referenced books	MPLAB [®] IDE User's Guide	
	Emphasized text	is the <i>only</i> compiler	
Initial caps	A window	the Output window	
	A dialog	the Settings dialog	
	A menu selection	select Enable Programmer	
Quotes	A field name in a window or dialog	"Save project before build"	
Underlined, italic text with right angle bracket	A menu path	<u>File>Save</u>	
Bold characters	A dialog button	Click OK	
	A tab	Click the Power tab	
N'Rnnnn	A number in verilog format, where N is the total number of digits, R is the radix and n is a digit.	4'b0010, 2'hF1	
Text in angle brackets < >	A key on the keyboard	Press <enter>, <f1></f1></enter>	
Courier New font:			
Plain Courier New	Sample source code	#define START	
	Filenames	autoexec.bat	
	File paths	c:\mcc18\h	
	Keywords	_asm, _endasm, static	
	Command-line options	-Opa+, -Opa-	
	Bit values	0, 1	
	Constants	OxFF, `A'	
Italic Courier New	A variable argument	file.o, where file can be any valid filename	
Square brackets []	Optional arguments	<pre>mcc18 [options] file [options]</pre>	
Curly brackets and pipe	Choice of mutually exclusive	errorlevel {0 1}	
character: { }	arguments; an OR selection		
Ellipses	Replaces repeated text	<pre>var_name [, var_name]</pre>	
	Represents code supplied by user	void main (void) { }	

WARRANTY REGISTRATION

Please complete the enclosed Warranty Registration Card and mail it promptly. Sending the Warranty Registration Card entitles users to receive new product updates. Interim software releases are available at the Microchip website.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

DEVELOPMENT SYSTEMS CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions, or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

The Development Systems product group categories are:

- **Compilers** The latest information on Microchip C compilers, assemblers, linkers and other language tools. These include all MPLABCC compilers; all MPLAB assemblers (including MPASM[™] assembler); all MPLAB linkers (including MPLINK[™] object linker); and all MPLAB librarians (including MPLIB[™] object librarian).
- Emulators The latest information on Microchip in-circuit emulators. This includes the MPLAB[®] REAL ICE[™] and MPLAB ICE 2000 in-circuit emulators.
- In-Circuit Debuggers The latest information on the Microchip in-circuit debuggers. This includes MPLAB ICD 3 in-circuit debuggers and PICkit[™] 3 debug express.
- **MPLAB IDE** The latest information on Microchip MPLAB IDE, the Windows[®] Integrated Development Environment for development systems tools. This list is focused on the MPLAB IDE, MPLAB IDE Project Manager, MPLAB Editor and MPLAB SIM simulator, as well as general editing and debugging features.
- **Programmers** The latest information on Microchip programmers. These include production programmers such as MPLAB REAL ICE in-circuit emulator, MPLAB ICD 3 in-circuit debugger and MPLAB PM3 device programmers. Also included are non-production development programmers such as PICSTART[®] Plus and PICkit[™] 2 and 3.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://www.microchip.com/support

DOCUMENT REVISION HISTORY

Revisions	Section/Figure/Entry	Correction
DS50003358B (10-27-22)	Figure 1-1 and Figure 1-2	Replaced evaluation board picture with images of the top and bottom sides.
	Chapter 4. "PTP4L Demonstration using the EVB"	Added a new chapter.
	Appendix A. "Schematics"	Added schematic diagrams.
	Appendix B. "PCB Layers"	Added images of the PCB layers.
	Appendix C. "Bill of Materials"	Added a list of Bill of Materials.
	All	Made minor edits and formatting changes.
DS50003358A (06-24-22)	Initial release	



EVB-LAN8814 EVALUATION BOARD USER'S GUIDE

Chapter 1. Overview

1.1 INTRODUCTION

The EVB-LAN8814 Evaluation Board is used to evaluate the LAN8814 physical layer (PHY) device. The LAN8814 is a low-power, quad-port triple-speed (10BASE-T/100BASE-TX/1000BASE-T) Ethernet PHY transceiver. It supports industry-standard Quad Serial Gigabit Media Independent Interface (QSGMII) and Quad Universal Serial Gigabit Media Independent Interface (Q-USGMII), as well as high-accuracy timestamping functions to support IEEE-1588 solutions.

The EVB-LAN8814 allows users to gain understanding of the product, develop working proof-of-concepts using the LAN8814 hardware and software driver, and thus accelerating integration of the LAN8814 into their end-product.

1.1.1 Features

- Quad-port triple-speed (10BASE-T/100BASE-TX/1000BASE-T) Ethernet PHY transceiver ports available through LAN8814
- Four VSC7514XKS integrated triple-speed Ethernet ports for general test traffic flow as well as board image netbooting
- PTP timestamping-in-the-PHY LAN8814 Linux[®] driver can support Linux PTP (ptp4I) application
- Voltage-mode Integrated Connector Magnetic (ICM) footprint-compatible with Pulse JXK0 devices (JXK0-0136NL, JXK0-0190NL, etc.)
- Interrupt-capable MDIO management of LAN8814 to the VSC7514XKS host
- On-chip regulation for LAN8814 1V1 power supported
- Clock-source selection options for LAN8814
- Direct-connect RS-232 management interface via USB2 UART interface









1.1.2 Block Diagram



FIGURE 1-3: EVB-LAN8814 BLOCK DIAGRAM

1.1.3 References

Concepts and materials available in the following documents may be helpful when reading this document. Visit www.microchip.com for the latest documentation.

- LAN8814 Data Sheet (www.microchip.com/LAN8814)
- LAN8814 Silicon Errata and Data Sheet Clarifications (www.microchip.com/en-us/ product/LAN8814)

1.1.4 Terms and Abbreviations

The following are the terms and abbreviations used in this document:

- ARP Address Resolution Protocol
- COM Communications Port
- DHCP Dynamic Host Configuration Protocol
- DIP Dual In-line Package
- DSUB D-Subminiature
- EP Extended Page
- GPIO General Purpose Input/Output
- ICM Integrated Connector Magnetic
- IEEE Institute of Electrical and Electronics Engineers
- I/O Input/Output
- IP Internet Protocol
- LAN Local Area Network
- LSB Least Significant Byte/Bit
- MAC Media Access Controller
- MDIO Management/Data Input/Output
- MII Media Independent Interface

- NIC Network Interface Card
- OUI Organizationally Unique Identifier
- PC Personal Computer
- PCB Printed Circuit Board
- PCS Physical Coding Sublayer
- PHY Physical Layer Transceiver
- PDU Payload Data Unit
- PN Part Number
- QSGMII Quad Serial Gigabit Media Independent Interface
- Q-USGMII Quad Universal Serial Gigabit Media Independent Interface
- SMA Sub-Miniature version A
- TCXO Temperature-Compensated Crystal Oscillator
- TFTP Trivial File Transfer Protocol
- UART Universal Asynchronous Receiver/Transmitter
- USB Universal Serial Bus
- VDFN Very-small Dual Flat, No Leads
- VM Virtual Machine
- VREG Voltage regulator
- XO Crystal oscillator



EVB-LAN8814 EVALUATION BOARD USER'S GUIDE

Chapter 2. Getting Started

2.1 INTRODUCTION

This section describes how to download the EVB-LAN8814 software, cross-compile it, and load the custom Linux[®] Switchdev application into the evaluation board. The Switchdev software running inside the on-board VSC7514XKS chip configures and controls the LAN8814 PHY via the Microchip LAN8814/8804 Linux driver.

2.1.1 Kit Contents

The EVB-LAN8814 kit includes only the evaluation board itself.

- **Note:** For basic operations, the end-user must provide:
- Type-A to micro USB 2.0 cable
- 12 VDC power supply (≥ 2A current capability, 5.5 mm OD x 2.5 mm ID plug)

2.1.2 Tools for EVB-LAN8814 Setup

2.1.2.1 SOFTWARE COMPILATION

- **Note:** Where any platform-particular commands are specified, note that the following steps were carried out on an Ubuntu[®]-based host PC environment. Please adapt the instructions to your own PC environment. Otherwise, install and set up a VM with Ubuntu guest to follow the instructions exactly as given below.
- 1. Download the Linux kernel source code and prepare the development system.
 - a) Clone from the github mirror mainline distribution, located at https://github.com/torvalds/linux.

Example command:

\$ git clone https://github.com/torvalds/linux mainline

b) Roll back to the kernel version containing the latest Ocelot driver compatible with this board. Commit hash begins with *46efe4efb9*.

Example commands:

- \$ cd mainline
- \$ git checkout 46efe4efb9

c) Clone the Microchip UNG cross-compiler toolchain suitable for the Ocelot CPU on the board, from the cloud provided located at http://mscc-ent-open-source.s3-eu-west-1.amazonaws.com/public_root/ toolchain/mscc-toolchain-bin-2021.02-094.tar.gz.

```
Example commands:
$ sudo mkdir /opt/mscc
$ cd /opt/mscc
$ sudo wget http://mscc-ent-open-source.s3-eu-west-1.ama-
zonaws.com/public_root/toolchain/mscc-tool-
chain-bin-2021.02-094.tar.gz
$ sudo gunzip *.gz
$ sudo gunzip *.gz
$ sudo tar -xvf *.tar
```

2. Download the EVB-LAN8814 reference design software.

The EVB-LAN8814 reference design software is bundled in a . <code>zip</code> archive located at the LAN8814 product page.

3. Unpack the overlay developer archive, *including the latest compatible micrel.c driver*, into your local build folder as in the following (example root folder is named 'mainline').

```
$ cd mainline
$ cp <source folder>/evb-lan8814.tar.gz .
$ gunzip evb-lan8814.tar.gz
$ tar -xvf evb-lan8814.tar
```

- 4. Update the CROSS_COMPILE env variable inside the compilation script make-env.sh to the path location of the cross-compiler downloaded in step 1.
- 5. Overwrite the default Kconfig to set up the kernel compilation properly, and then compile the kernel:

```
$ cp ocelot_indy_defconfig .config
```

```
$ ./make-env.sh
```

```
Note: Any desired customization to the kernel image should manually be written
into .config prior to executing make-env.sh above.
Example: See Section 2.1.7.2 "Enabling Logging".
Once compilation begins, answer default (press the <Enter> key) for any
kernel configuration questions prompted by the Kconfig process.
```

2.1.2.2 PREPARING HOST PC AND TOOLS FOR DOWNLOADING THE COMPILED EXECUTABLE ONTO THE EVB

The fastest method for loading software into the EVB-LAN8814 is through the U-Boot bootloader installed on the Flash memory of the EVB-LAN8814. U-Boot has a DHCP client capable of TFTP-loading a kernel image over a local area network.

To load a software image via U-Boot, a TFTP server is required as is a DHCP on the local area network. Since most routers and corporate networks already provide DHCP services for assigning IP addresses, only installation of a TFTP server is covered in this document.

A good, freely-available TFTP server for Windows[®] PCs is Open TFTP Server, which is used in the following example.

- 1. Install a TFTP server (.msi installer package).
- Start the TFTP server with default settings ("Run Stand Alone" in Windows[®] Start menu), and confirm the root directory of the TFTP server. The default is usually C:\OpenTFTPServer\ as in Figure 2-1.



accepting requests Open TFTP Server MultiThm	readed Version 1.66 Windows B	Built 2003	
starting TFTP			
alias / is mapped to C:\()penTFTPServer\		
server port range: all			
max blksize: 65464			
default blksize: 512 default timeout: 3			
file read allowed: Yes			
file create allowed: No			
file overwrite allowed: M thwead wool size: 1	0		
Detecting Static Interfac	es		
192.168.56.1 Port 69, bir	d failed		
10.132.26.36 Port 69, bir	d failed		

3. Confirm if the TFTP server detects the IP address of the host PC network interface. In this example, the Windows PC running Open TFTP Server uses NIC with IP address 10.132.26.36 in Figure 2-2.

FIGURE 2-2: TFTP SERVER DETECTING HOST IP ADDRESS



4. Confirm if the Open TFTP Server host PC has a NIC port reachable from your development system shown in Figure 2-3.

FIGURE 2-3: PING TFTP SERVER FROM NIC

\Users>ping 10.132.26	.36
inging 10.132.26.36 wit	th 32 bytes of data:
eply from 10.132.26.36	: bytes=32 time=4ms TTL=124
eply from 10.132.26.36	: bytes=32 time=5ms TTL=124
Reply from 10.132.26.36	: bytes=32 time=6ms TTL=124
Reply from 10.132.26.36	: bytes=32 time=5ms TTL=124
ing statistics for 10.3	132.26.36:
Packets: Sent = 4, I	Received = 4, Lost = 0 (0% loss),
Approximate round trip t	times in milli-seconds:
Minimum = 4ms, Maxim	num = 6ms, Average = 5ms

2.1.3 Connecting the Power Supply

The DC input connector is placed to the right on the back, when looking at the board from the side. The switch SW3 is recommended to remain in the OFF position, while connecting (or disconnecting) the DC input connector to 12 VDC. See Figure 2-4 with both switch and barrel jack below.



FIGURE 2-4: EVB-LAN8814 DC INPUT CONNECTION

The board uses approximately 500 mA, when not programmed or in Reset state. A programmed board uses a peak of approximately 750 mA during boot-up, when no RJ45 ports are connected and no add-on boards are attached to the main board. If a programmable bench supply is used, an *Imax* setting of 1.25A is recommended.

2.1.4 Connecting the Board to the PC (Via USB2UART)

The J6 connector (shown in Figure 2-4) is recommended for establishing a console connection with the host switch on the board. A commonly available Type-A to micro-USB 2.0 cable should be used to connect J6 to a host PC.

The serial port settings for the PC terminal is shown in Figure 2-5.

Port:	COM16	•	ок	
<u>B</u> aud rate:	115200	•		
<u>D</u> ata:	8 bit	•	Cancel	
P <u>a</u> rity:	none	•		
<u>S</u> top:	1 bit	•	<u>H</u> elp	
Elow control:	none	•		
Transmit d	elay			
0 п	sec/ <u>c</u> har 0	mse	c/line	

FIGURE 2-5: EVB-LAN8814 SERIAL PORT SETUP

Note: For reliable serial communications between the host PC and the board, J6 should be connected to a host PC before powering on the board.

Note: It is recommended to not use any protocol converters (for example, Thunderbolt-USB) between the desktop PC's USB port and the board's J6 connector, as erratic console behavior may result.

2.1.5 Booting the Board

2.1.5.1 CONFIGURING THE U-BOOT LOADER

After establishing a serial console via the J6 interface and powering on the EVB-LAN8814, a U-Boot first-stage bootloader executes.

U-Boot auto-boot should be stopped. Press the keyboard space bar before auto-boot counter reaches 0.

Note: Wait for the U-Boot console output by the VSC7514XKS chip: ocelot #

Figure 2-6 shows an example U-Boot command mtdparts examining the file system of the NOR Flash memory of EVB-LAN8814.



sf probe SF: Detected mx25125	5635e uith page size	e 256 Bytes, er	rase size 64 KiB, total 32 HiB
ocelot # ntdparts			
device norU <spi_tla #: name</spi_tla 	ash>, # parts = 6 size	offset	mask flags
D: UBoot	0x00100000	0×00000000	0
1: Env	0×00040000	0×00100000	0
2: Env.bk	0x00040000	0x00140000	U C
4: linux bk	0200000000	0×00100000	0
5: rootfs_data	0×00380000	0x01c80000	õ
		0400000 0 0 000	00000
active partition: no	oru,u - (0600t) uxut	0100000 G DX000	

Note: If for any reason the ocelot # prompt does not appear, the board can be reset by pressing the SYSRESET push-button switch SW1 (refer to Figure 2-4). After releasing the push-button, reset takes 2-3 seconds to complete.

2.1.5.2 STARTING LINUX®

TFTP-loading a kernel image over a local area network is strongly recommended to avoid delays while writing the on-board NOR Flash memory, as well as to avoid inadvertently erasing the U-Boot bootloader that resides on it.

In order to perform TFTP boot, the EVB-LAN8814 first needs to be connected to an appropriate TFTP server over a LAN.

Note: Valid ports for TFTP boot are front-panel ports 1-4 (that is, any Ethernet port on the 2x2 RJ45 ICM).

- To TFTP-load a binary image, follow these steps:
- 1. Run the following commands:

```
setenv serverip <your TFTP server IP - example below is
10.132.26.24>
```

dhcp \${serverip}:<path/to/your/kernelimage/>

vmlinux.gz.itb (example in the figure below has path in the hhicks/ folder that is located at absolute path C:\OpenTFTP\hhicks\ on the TFTP server Windows PC)

```
bootm #conf-ocelot pcb123 elise
```

- 2. The username is root.
- 3. The password is blank (press the <Enter> key).
- 4. The Linux rootshell is prompted ('#').
- 5. Typical e-Linux shell commands are available for interacting with the switch's file system and Linux resources.

See Figure 2-7 and Figure 2-8 for examples of kernel output booting.

FIGURE 2-7: KERNEL OUTPUT BOOTING TFTP LOADER



File Edit Setup Control Window Help	
The East Secup Control Winnow Telp	
L 2.314439) In-Situ ohn Llohn) Hith Irvo 2.314439) In-Situ ohn Llohn) Hith Irvo	~
2 2303971 SIL I NVO, I VI and In Co Over I VI fumering driver	
2.3256331 Keil time dis resiliered in Indice protocol failing	
2.3417591 Key tupe , fscrupt registered	
[2.346178] Key type .fscrupt registered	
[2.350317] Key type fscrypt-provisioning registered	
[2.361929] RAMDISK: squashfs filesystem found at block D	
[2.367894] RAHDISK: Loading 12619KiB [1 disk] into ram disk \	
1 3.198956) done.	
1 4.294333 VFS: Nounted root (squashts filesystem) readonly on device 1:0.	
r 4.310/10 devinprs: hounted	
4 - 325-335 Theeing undsed kernel indge (initial) henory, sook	
4.3328091 Run /shin/init as int nove sener menory protection	
4.337155] with arguments:	
[4.340324] /sbin/init	
[4.343088] with environment:	
[4.346396] HOHE=/	
[4.348960] TERH=1 inux	
Starting syslogd: UK	
Starting Kloge: UK	
полния systell. On Loading keynal Hodula: Hadovaha: can't change directory to '5 14 Л-хе5-64175-да2с34Л0са8ас'. No such file or directory	
nodprode: can't change directory to '5.14.0-rc5-64175-ga2c3409ca8ae': No such file or directory	
Saving randом seed: ŠKIP (read-only file system detected)	
Starting iptables: OK	
Starting network: OK	
No persistent location to store SSH host keys. Neu keys uill be	
igenerated at each boot. He you sure this is what you dant to do?	
pranting dropped since on	
Helcome to SMBStaX	
vcoreiii login: root	
# 1s	

FIGURE 2-8: KERNEL OUTPUT LOGIN PROMPT

2.1.5.3 FAMILIARIZING WITH SWITCHDEV KERNEL

Users familiar with Linux will already be familiar with the shell interface at system login. The Switchdev kernel allows Linux networking tools to be used on the switch and PHY hardware by off-loading network operations to the switch and PHY chips as much as possible.

The ports of the board are represented within the kernel file system at /sys/class/net/directory tree. However, general access and configuration of each

Ethernet port are done through the existing networking tools, which Linux already provides (examples are ip, ethtool, bridge, and so on).

Note: Use the Linux user-space tools to configure the Ethernet ports by following examples of common configurations below.

2.1.5.4 IMPORTANT NETWORKING TOOLS (IPROUTE2, ETHTOOL, AND PORT MAPPING TO NETWORK DEVICES)

Linux has powerful networking tools available for managing network ports, which can be utilized to test and operate the LAN8814 ports on EVB-LAN8814. These tools include the following:

- *Iproute* includes the set of *ip* commands for configuring traffic routes through the LAN8814 physical interfaces.
- *Ethtool* manages Layer-1 properties of LAN8814, such as speed an auto-negotiation.
- Phytool provides access to the MII management register set of LAN8814.
- Phydev_dbg() macros provide debug loglevel messaging, output to file, and are available for post-processing in LAN8814 driver development. These macros can be added to LAN8814 driver source code.
- Easy-frame test tool is meant for generating user-defined test frames.

2.1.6 Interface Reconfiguration

2.1.6.1 EXAMPLE USING IPROUTE2 TO CONFIGURE THE PORTS

ip link set dev eth4 up

ip link set dev eth5 up

After running the commands above, both LAN8814 front-panel port J21 (eth4) and front-panel port J22 (eth5) are logically activated and can exchange traffic with an established media link-partner.

2.1.6.2 EXAMPLE USING ETHTOOL TO CONFIGURE MEDIA PARTICULARS (SPEED, DUPLEX)

To change the speeds of any LAN8814 port, adjust the auto-negotiation advertisements of a particular ethX port using ethtool. The following is an example of changing the speed advertisement for LAN8814 eth4 port:

ethtool -s eth4 speed 100 duplex full autoneg on # change to 100Mbps fdx

ethtool -s eth4 speed 10 duplex full autoneg on # change to 10Mbps fdx

2.1.6.3 EXAMPLE OF BRIDGING MULTIPLE PORTS TO SWITCH UNFILTERED TRAFFIC PORT-TO-PORT

ip link add name br0 type bridge

- ip link set dev eth4 master br0
- ip link set dev eth5 master br0
- ip link set dev br0 up

After running the commands above, both LAN8814 front-panel port J21 and front-panel port J22 are configured properly to switch Ethernet traffic via the VSC7514XKS host switch.

The link and bridge status can be checked using iproute2 again as shown in Figure 2-9.

ip -c link

FIGURE 2-9: CHECKING LINK AND BRIDGE STATUS VIA IPROUTE2



2.1.7 Useful Test Features

2.1.7.1 TEST TRAFFIC GENERATOR

A useful tool for sourcing user-defined test traffic on the EVB-LAN8814 is the Linux easy frame (ef) tool. For example, to transmit 100 frames with 1025 payload bytes from the LAN8814 front-panel port J21 (eth4):

ef tx eth4 repeat 100 eth smac ::1 dmac ::2 arp data repeat
1025 0x12

The *ef* tx arguments above are as follows:

- *eth4* is the physical Ethernet port.
- The first *repeat* argument is for a count of 100 frames.
- Ethernet Layer2 arguments *smac* and *dmac* ignore (zero-pad) the first five bytes, and fill the LSB of the Layer 2 address fields with the arguments above.
- Test frame EtherType will be of ARP protocol (0x0806) PDU.
- Frame PDU will be padded with 1025 Bytes of user-defined data 0x12.
 - **Note:** The test frame above is intended for incrementing Layer2 frame debug counters (such as those reported by 'ifconfig') but is not a valid ARP frame for use on a production network. In other words, all optional ARP header fields undefined will be ignored (zero-pad), and thus the test traffic will not be valid for ARP protocol operations.

Figure 2-10 shows the Layer-2 counters from the MAC corresponding to eth4, before and after running the ef tool to generate 100 frames with a 1025 Bytes payload:

FIGURE 2-10: USING MAC COUNTERS USING EF TOOL



2.1.7.2 ENABLING LOGGING

The default loglevel passed to the Linux kernel via U-Boot is loglevel = 9. That is the maximum console level debug and will capture any phydev_dbg() macro outputs scattered throughout the LAN8814 driver code for debug messages.

Note: For kernel device debug to work, your kernel must be compiled with CON-FIG_DYNAMIC_DEBUG = y in the .config. However, the loglevel can be dynamically reduced at run time (for example, eliminate console clutter for a targeted part of PHY driver execution) via shell:

echo "6" > /proc/sys/kernel/printk

2.1.7.3 DIRECT REGISTER INSPECTION OF LAN8814

The phytool can access the MII management register set of LAN8814 over the MDIO bus, as follows:

Note:	The phytool MDIO register access requires that the corresponding network
	interface is started for LAN8814. eth4, eth5, eth6, and eth7 are the inter-
	face names for the four physical ports of the LAN8814 quad-PHY.

Note: Running 'ifconfig' prior to using phytool can confirm which network interface ports are started (if any) within Linux.

2.1.7.3.1 LAN8814 Register Read Example

The format of phytool arguments is IFACE/ADDR/REG.

ADDR corresponds to the physical MDIO address. The EVB-LAN8814 by default as-shipped uses PHY base address 0x7.

Note: IFACE and ADDR always increment in a 1:1 mapping (eth4/0x7, eth5/0x8, eth6/0x9, eth7/0xA) for the four LAN8814 ports.

Figure 2-11 shows an example of inspecting the Model and Revision numbers of the LAN8814 chip via the Device Identifier 2 standard register located at direct register address 3h:

```
# phytool read eth4/0x7/3
```

FIGURE 2-11: INSPECTING DEVICE ID2 REGISTER OF LAN8814



Return value 0x1662 is the OUI and silicon revision information for the LAN8814 revision C chip.

2.1.7.3.2 LAN8814 Register Read-Modify-Write Example

This example shows how to monitor QSGMII PCS status and restart the QSGMII PCS on the host-side interface. It is a useful example for the purpose of replicating hardware operations on the EVB-LAN8814, which might be used in an end-customer design using the LAN8814.

- 1 # phytool write eth4/0x7/0x16 0x5
- 2 # phytool write eth4/0x7/0x17 0x12
- 3 # phytool write eth4/0x7/0x16 0x4005
- 4 # phytool read eth4/0x7/0x17
- 5 # phytool write eth4/0x7/0x16 0x5
- 6 # phytool write eth4/0x7/0x17 0x12
- 7 # phytool write eth4/0x7/0x16 0x4005
- 8 # phytool read eth4/0x7/0x17
- 9 # phytool write eth4/0x7/0x16 0x5
- 10 # phytool write eth4/0x7/0x17 0x11
- 11 # phytool write eth4/0x7/0x16 0x4005
- 12 # phytool write eth4/0x7/0x17 0x0001
- 13 # phytool write eth4/0x7/0x16 0x5
- 14 # phytool write eth4/0x7/0x17 0x12
- 15 # phytool write eth4/0x7/0x16 0x4005
- 16 # phytool read eth4/0x7/0x17



# phytool write eth4/0x7/0x16 0;	5	
<pre># phytool urite eth4/0x7/0x17 0;</pre>	12	
# phytool write eth4/0x7/0x16 0;	4005	
<pre># phytool read eth4/0x7/0x17</pre>		
OxOafb		
<pre># phytool write eth4/0x7/0x16 0;</pre>	5	
<pre># phytool write eth4/0x7/0x17 0;</pre>	12	
<pre># phutool write eth4/0x7/0x16 0;</pre>	4005	
<pre># phytool read eth4/0x7/0x17</pre>		
OxOaf8		
<pre># phutool write eth4/0x7/0x16 0;</pre>	5	
<pre># phytool write eth4/0x7/0x17 0;</pre>	11	
# obutool write eth4/0x7/0x16 0	4005	
# phytool write eth4/0x7/0x17 0	0001	
# phytool write eth4/0x7/0x16 0	5	
# phutool write eth4/0x7/0x17 0	12	
# phytool write eth4/0x7/0x16 0	4005	
<pre># phutool read eth4/0x7/0x17</pre>		
0x0afb		
<pre># obutool write eth4/0x7/0x16 0;</pre>	5	
<pre># phutool write eth4/0x7/0x17 0;</pre>	12	
# phytool write eth4/0x7/0x16 0	4005	
<pre># phutool read eth4/0x7/0x17</pre>		
0x0af8		

As per the "GPHY" register specification for LAN8814, the Extended Page Registers of LAN8814 are accessed through the EP Access Control and EP Address/Data portal registers:

- 1 # phytool write eth4/0x7/0x16 0x5 2 # phytool write eth4/0x7/0x17 0x12 3 # phytool write eth4/0x7/0x16 0x4005 4 # phytool read eth4/0x7/0x17 5 # phytool write eth4/0x7/0x16 0x5
- 6 # phytool write eth4/0x7/0x17 0x12

- 7 # phytool write eth4/0x7/0x16 0x4005
- 8 # phytool read eth4/0x7/0x17
- 9 # phytool write eth4/0x7/0x16 0x5
- 10 # phytool write eth4/0x7/0x17 0x11
- 11 # phytool write eth4/0x7/0x16 0x4005
- 12 # phytool write eth4/0x7/0x17 0x0001
- 13 # phytool write eth4/0x7/0x16 0x5
- 14 # phytool write eth4/0x7/0x17 0x12
- Command 1 sets up the EP "page" 5.
- Command 2 sets the register address to 18.
- Command 3 sets up the data phase of read transaction for EP "page" 5.
- Command 4 reads back the data value indirectly latched from EP5 register 18.
- Commands 5-8 repeat the read of EP5, register 18 again.
- Command 9 sets up the EP "page" 5 for the write portion of transaction.
- Command 10 sets up the register address to 17.
- Command 11 sets up the data phase of write transaction for EP "page" 5.
- Command 12 writes-through the data value 0x1 indirectly, into EP5 register 19.
- Commands 13-16 repeat the read of EP5, register 18 again.

The initial read transaction (commands 1-4) performed an initial check of the QSGMII "PCS1G" configuration and status register, while commands 5-8 flushed that register's Self-Clear bits.

The Soft-Reset bit of the QSGMII PCS1G located at EP5.17 bit 0 was asserted. (It is Self-Clearing hence no need to write the bit again with a 0 value.)

A final recheck of the QSGMII "PCS1G" configuration and status register shows the link and synchronization status bits toggled, as a consequence of resetting the QSGMII PCS1G block. Trailing commands appearing in the terminal window in Figure 2-12 confirmed that those status bits return to a stable state as expected.



EVB-LAN8814 EVALUATION BOARD USER'S GUIDE

Chapter 3. Hardware Features

3.1 STRAPPING SETTINGS FOR LAN8814 PHY

3.1.1 LAN8814 PHY Reference Clock Selection

To configure the LAN8814 PHY clocking option for on-board crystal oscillator, set the SW2 "REFCLK_SEL1" and "REFCLK_SEL0" DIP switches to the ON/closed/left-handed position. See Figure 3-1.





Note: Ensure that the LAN8814 PHY LAN8814_RST_N (top) switch of the SW2 DIP remains OFF/open/right-handed position during functional operation of the PHY.

3.1.2 LAN8814 MDIO Address Selection

The LAN8814 is assigned a unique PHY base address by the PHYAD[4:0] strapping pins for its MDIO interface.

On the EVB-LAN8814, the PHYAD[4:0] pin-strap settings are installed via a resistor "tree," which is located on the underside of the PCB. See Figure 3-2.



FIGURE 3-2: EVB-LAN8814 PHYAD[4:0] STRAPPING PINS

Note: Modifying the PHY base address strapping, corresponding to LAN8814 PHYAD[4:0] strapping pins, requires a corresponding update in the Linux device tree of the bootable Switchdev image for the application to communicate with the LAN8814 PHY. The EVB-LAN8814 is shipped with a PHY base address of 0x7.

3.2 BOARD CONFIGURATION PRECAUTIONS

CAUTION

Pay extra caution in the following board configurations. Otherwise, these may result in board damage or an erroneous behavior.

3.2.1 Bypassing SerDes Regulator while Powering VDDAH with 3V3

The SerDes circuit internal to the LAN8814 chip requires a 2.5V supply. Feeding it 2.5V is done in either of the following:

- Supplying 3.3V to VDDAH and enabling a step-down VREG internal to the LAN8814 chip to generate 2.5V from VDDAH
- Passing a 2.5V VDDAH directly and disabling the internal VREG by pulling LAN8814 VREG_BYPASS pin high (to VDDIO)

Use caution when removing the VREG_BYPASS jumper (J14). *Never leave the VREG_BYPASS jumper uninstalled when the VDDAH on-board jumper located at J13 is positioned for a 3V3 supply.* Doing so will result in overvoltage of the on-chip SerDes circuit.

3.2.2 Changing VDDIO to 3V3 when Interfacing with Other On-Board ICs

LAN8814 powers its digital I/O drivers via the VDDIO on-board jumper, J12. Normally, J12 is positioned for the 2V5 supply as the digital I/O of the LAN8814 interface with the 2.5V I/O on the VSC7514XKS chip.

Pay careful attention when positioning J12 LAN8814 VDDIO to 3V3, because the board has not been tested to guarantee reliable operation of the MDIO bus in this situation. The station manager, VSC7514XKS, digital I/O drive is limited to 2.5V.

3.2.3 Reflashing the On-board Flash Memory

It is important to note when reflashing of the on-board Flash memory is needed and how to do it safely.

3.2.3.1 EXAMINING THE NOR PARTITION TABLE

When first booting the board, U-Boot auto-boot should be stopped (press the keyboard space bar before the auto-boot counter reaches 0).

Once the U-Boot console prompt appears:

ocelot #

Type mtdparts to examine the NOR Flash memory file system of the EVB-LAN8814. See Figure 3-3.

FIGURE 3-3: MTDPARTS TO EXAMINE THE NOR FLASH MEMORY FILE SYSTEM



The U-Boot partition (numbered 0) is essential for board boot-up.

The primary application partition is number 3, labeled as 'linux'. This is the recommended partition to overwrite (if required) to persistently store a newly-compiled image on the board.

Note: Never reflash partition 0 unless you understand the risks involved with overwriting the bootloader of the evaluation board, and have taken appropriate counter measures to avoid such an outcome.

3.2.3.2 REFLASHING THE LINUX[®] PARTITION

Note: This procedure utilizes the DHCP/TFTP protocol boot of the U-Boot (that is, over a network). Ensure that a LAN connection is available to the EVB-LAN8814 that has both a DHCP service as well as tftpd service.

Note: This reflash procedure is only recommended for prepping the EVB-LAN8814 ahead of usage in environments without a LAN network. In any developer situation with LAN access to the EVB-LAN8814, DCHP/TFTP netbooting is a faster and safer method for booting the board.

To reflash the 'linux' partition, perform the following from the U-Boot console:

```
ocelot # mtdparts
ocelot #
setenv linux_size `0xd80000'
ocelot # setenv serverip <your TFTP server IP www.xxx.yyy.zzz>
ocelot #
dhcp ${loadaddr} ${serverip}: <path/to/your/kernelimage/
vmlinux.gz.itb>
ocelot #
sf update ${loadaddr} linux ${linux_size}
```

Note: The linux_size (in yellow text above) should be set to the 'linux' partition size reported by mtdparts. It could change from size 0xd80000 shown above.

3.2.4 Confirming U-Boot Partition Remains Intact

Reset the U-Boot application as follows:

ocelot # reset

The EVB-LAN8814 should now execute a full self-reset and restart U-Boot.

Note: The NAND Flash memory located at U42 on the EVB-LAN8814 currently lacks software support. All embedded firmware files are stored in the NOR Flash U8.

3.3 RESETTING THE LAN8814 PHY CHIP

Use the LAN8814 (top) switch of the SW2 DIP to hardware-reset *only* the LAN8814 chip.

FIGURE 3-4:	USING SW2 DIP SWITCH TO HARDWARE RESET LAN8814
1	

To activate the LAN8814 hardware Reset signal, move the LAN8814_RST_N switch to the ON/closed/left-handed position, and then return it to OFF/open/right-handed position as per silkscreen markings in Figure 3-4.

Note:	General reboot of the board and the LAN8814 PHY is accomplished using
	the SYSRESET push-button switch SW1 located next to the 12V barrel
	jack of the board. The push-button switch SW1 is recommended for gen-
	eral rebooting as it induces a "cold-start" condition to the software applica-
	tion, which configures the board.

3.4 EXPANSION CONNECTORS

3.4.1 GPIO Bank for LAN8814 PHY Test/Measurement

A 30-pin, 2.54 mm square-pin header is populated at J20, primarily for the purpose of observing LAN8814 outputs (clocks, event indicators, and so on). It also provides access to certain LAN8814 inputs, such as COMA_MODE, in order to create temporary input connections (prototyping).



FIGURE 3-5: EVB-LAN8814 HEADER J20 ACCESS TO GPIOS

J20 even-numbered pins are all directly connected to board VSS. See numbering silk-screen markings in Figure 3-5.

3.4.2 UART Management Port for Serial Terminal Server Connections

Certain development environments may preclude the use of the J6 USB2UART connector or require native RS-232 with some hosts. To address those situations, the RS-232 "break-off" daughterboard included may be installed at J7 to provide a native RS-232 serial communications port. Figure 3-6 shows the RS-232 daughterboard installed.



FIGURE 3-6: RS-232 DAUGHTERBOARD INSTALLED

Note: J7 is intended for use with the RS-232 management board included as part of the EVB-LAN8814 kit. The EVB-LAN8814 should be powered off while installing or removing the RS-232 management board. A Cisco 8p8c-to-DSUB9 COM cable PN 20251 or equivalent connects to the RJ45 connector of the RS-232 management board.

To proceed with this step, mount the RS-232 add-on module to the EVB-LAN8814 at J7, aligning with the snap-on spacers installed in the previous step.

Note:	The RS-232 board will not seat flush onto the snap-on spacer's shoulder.
	However, it will still be mechanically stable in this configuration.

Note: Do not attempt to connect both serial ports J7 (RS-232) and J6 (USB2UART) simultaneously. Only one serial port (either J7 or J6) should be used at a time with a host.

3.4.3 QSGMII Breakouts to LAN8814 PHY

To observe the QSGMII transmitter output of the LAN8814 PHY, or for unswitched (back-back, bypassing the on-board VSC7514XKS) flows of Ethernet traffic through the LAN8814 PHY, SMAs are available at the top right-hand side of the EVB-LAN8814.



To connect the SMAs shown in Figure 3-7 with the LAN8814 pins, four 0.1 μ F capacitors must be repositioned in the following area as shown in Figure 3-8.



FIGURE 3-8: CONNECTING QSGMII SMAS TO LAN8814 PINS

Note: Relocate the capacitors as follows: C229 \rightarrow C230, C231 \rightarrow C232, C233 \rightarrow C234, C235 \rightarrow C236

Note: QSGMII_RXP/N are differential inputs to LAN8814. QSGMII_TXP/N are differential outputs from LAN8814.

Note: If coaxial cables are connected for back-back Ethernet traffic flows, pay careful attention to match the signal polarity: QSGMII_RXP to QSGMII_TXP, and QSGMII_RXN to QSGMII_TXN. Always use high-quality, braided/double-shielded RF cables rated up to a 5 GHz+ passband, and always ensure that a differential-cable pair (RXP/N or TXP/N) matches in length.

3.4.4 Clock Reference to the EVB

An external 125 MHz system clock reference can be furnished to the EVB-LAN8814 via SMA J19. This may be particularly desirable for higher-stability timing applications such as 1588 operation using the EVB-LAN8814.

To connect J19 to the VSC7514XKS master clock, move 0Ω bridge just to left of J19 from R160/R100 to R88. The electrical connection is shown in Figure 3-9.



FIGURE 3-9: CONNECTING EXTERNAL 125 MHZ CLOCK TO EVB MASTER CLOCK

Note: A TCXO-class on-board 125 MHz oscillator option is also available via Y8. Move 0Ω R160 to R100 to connect with the on-board TCXO.

3.5 LAN8814 FREE-RUNNING CLOCK

The LAN8814 25 MHZ VDFN-4 XO can be changed at Y3 to use a parallel-resonant crystal instead. See the EVB-LAN8814 Schematic for connection details on how to change the circuit for use with a parallel-resonant crystal.

Note: A compatible parallel-resonant crystal for this circuit is part no. VXM7-9013-25M0000.

3.6 BOARD DEBUG TEST POINTS

Useful observation points for debugging EVB-LAN8814 are shown in Table 3-1:

Test Point Reference Designator	Purpose
TP14	Board ground
TP12, TP13, TP14	On-board voltage regulator rails supplying the LAN8814 PHY
TP2, TP23	Main board voltage regulator rails 12V and 3V3
TP5	nSYSRESET system HW Reset signal
TP37, TP38, TP39, TP40	1588 1PPS strobe signal observation points
R86/PLL probe point	Verifying PLL toggle inside VSC7514XKS eCPU

TABLE 3-1:EVB-LAN8814 TEST POINTS



Chapter 4. PTP4L Demonstration using the EVB

4.1 CONNECTION SETUP

4.1.1 EVB Clock Configuration

The EVB-LAN8814 requires a TCXO or higher-stability frequency reference. The on-board TCXO is suitable, or the customer can alternatively connect a bench 125 MHz frequency reference (e.g. a OCXO-disciplined frequency synthesizer) to the J19 SMA. Refer to **Section 3.4.4 "Clock Reference to the EVB**" for rework/connection instructions.

4.1.2 Calnex Paragon-X Connections

1. Connect the EVB J20 pin 1 to 'Upper Aux port' on the front panel of the Paragon-X using the Calnex-supplied cable (black BNC) in Figure 4-1.

FIGURE 4-1: CALNEX-SUPPLIED CABLE



The black BNC coaxial connector can be adapted to the 0.100 stake header J20.1 using a female BNC-Microclip adapter. (Pomona model no. 3788 is a commonly-available part.)

See Figure 3-5 for the picture of the J20 signal header. Pin 1 is easily identified by the white dot in the lower right-hand corner of the header. The TP41 GND test point can be connected to the BNC cable's outer shield (black clip of the BNC-Microclip).

2. Connect the front-panel PORT5 of the EVB to the Paragon-X Ethernet Port 1.

Note: Use a short CAT5e (< 1.5m) to use the same compensation values and measure approximately the path delays as shown in the example in Section 4.8 "Confirming OffsetfromMaster from PTP4L".

4.2 CALNEX PTP MASTER SETUP

Only the settings which are required to change are shown below. In the Paragon-X Control GUI for the Calnex, configure the following:

1. In Master/Slave Emulation, select Slave test configuration. See Figure 4-2.

FIGURE 4-2: MASTER/SLAVE EMULATION

- 2. Click on Configure (See Figure 4-3.), and select the following Master settings:a) Ethernet (Layer-2) PTP Encapsulation
 - b) End-to-End Delay Mechanism

FIGURE 4-3: MASTER SETTINGS

<< Test Setup	Master Setup	1588-2008 Profile	`
Master			
General Settings	Calnex Paragon-X		
VLAN Tags	Master	Slave	
Multicast/Unicast			
Allowed Slaves	Slave		
Common Header			
Announce Message General			
TLVs Encapsulation:	Ethernet	~	
Signaling Source IP address:	192 . 168 . 4 .	100	
Source MAC address:	a0:00:00:00:00:01		
Slave	@ to the set		
VI AN Tans	End-to-end	Peer-to-peer	
M direct & lairect	Use measured link d	elay 🕕	
Allowed Macter	y mechanism to master		
Common Header	d slave start/stop		
Signaling Use current tin	ne (UTC) as seed time		
Seed Date/Tim	(UTC): 12:00:00 PM	5/22/2014	
Seed Date) In			
(Lo	icai (imé) 07:00:00	5/22/2019)	
GPS Emulation Start master using Time of Day) 1pps Reference Input		
Apply changes Mast	ter		
- 3. Click on Multicast/Unicast selections (See Figure 4-4.), and select the following:
 - a) Enable multi-cast mode **only**
 - b) Enable all messages: Announce, Sync, and Delay-Resp
 - c) Set Sync repetition rate as desired (recommended 8 pkts/s)

<< Test Setup	Master	Setup	1588-2008 Profile 🗸 🗸
Master General Settings VLAN Tags Multicast/Unicast Allowed Slaves Common Header Announce Message	Colnex Far	Master Slave	
TLVs Signaling	Multicast/Unicast	Auto \vee	Reset to defaults Unicast mode
Slave General Settings VLAN Tags Multicast/Unicast Allowed Master Common Header Signaling	Announce Sync Del-Resp Multicast IP address:	1 Pkt/s ∨ 8 Pkt/s ∨ 224 . 0 . 1 . 129 0 01:1b:19:00:00:00 □	Multicast mode
GPS Emulation Time of Day	Peer delay Mode: PDel-Req Peer delay IP address: Peer delay MAC address:	Unicast	

FIGURE 4-4: MULTICAST/UNICAST SETTINGS

4. Leave PTP Header/Announce settings at default.

4.2.1 **Click Measurements**

5. Enable 1 pps Time Error (absolute), in the Measurement pop-up window. See Figure 4-5.

Ctart IIn	SETTINGS	Port Packet#	Arrival Time Inter-Packet Ti Inter-Me	ssage messageType
Start Op	Ethernet			
Operating Mode	1GBE 1GBE N/A N/A		Measurements	×
Setup Interface	Thru: TERMINATED		Configuration	ind Impairments/Delay
Master/Slave Emulation	STATUS Reset History		Measurements	
Measurements	Port 1 Port 2 Link Link No Pkts No Pkts		Sync-E Wander	
Select Flow	Ref SyncE		Time of day	
Configure Capture	Jitter		T1 Wander E1 Wander	
Start Capture	FLOW FILTER		2.048 MHz Wander	
Add Impairments/ Delay	Flow 1: xxx Flow 1: xxx Flow 2: xxx Flow 2: xxx Flow 3: xxx Flow 3: xxx		Ipps Time Error(Absolute) Ipps Time Error(Relative)	
Add Wander	Flow 4: xxx Flow 4: xxx Set Clear			Close

FIGURE 4-5: **MEASUREMENT WINDOW**

4.2.2 **Click Setup Interface**

6. Change 1 pps reference input settings, on the Measurement Ports panel - default 1.6V. See Figure 4-6.



FIGURE 4-6:

The VDDIOF setting on the EVB should be checked at the on-board Note: jumper, J12, to confirm it is set for the 2V5 supply to remain in-specification for the Paragon-X input port.

4.2.3 Return to the Calnex PTP Master Emulation Setup Panel

7. Start Calnex PTP Master emulation. Click on the green play button as illustrated in Figure 4-7.

Note: Before clicking the play button, enter delay compensation for the 1PPS measurement cable (BNC cable). Paragon-X recommends ~5 nanoseconds/meter of BNC.

Start Up	<< Results	Test Setup
	Device Configuration Master + Slave	
Operating Mode	O Two Masters	
Setun Interface	GPS Emulation	
Setup Interface	Configure	GPS Emulation Calnex Paragon-X
Master/Slave	Test Configuration ——	
Measurements	DUT Ethernet o	Master 1pps
Select Flow	1pps Ref. cable (ns): 1pps Meas. cable (ns):	Mader Tx Mader Tx Mader Tx Mader Tx Mader Tx Mader
Configure Capture	Capture	Capture
Start Capture	Master Slave Rx on both	Port 1
Add Impairments/ Delay	Flow Filter	t i i i i i i i i i i i i i i i i i i i
	Measurement	1 pps/ToD 2M/TI/E1
Add Wander	Calibration	Slave
	Start	
Packet Generation	Set capture flow filter	
Statistics/	Apply changes	Master

FIGURE 4-7: MASTER/SLAVE EMULATION SETUP

4.3 CONFIGURING THE SWITCH PTP OORT AND PTP APPLICATION

1. Write a static configuration file out in order to specify the 1588 clock setup.

Note: For the EVB switchdev image, this file must be written to /tmp/def_cfg_ptp on this particular file system.

In Example 4-1 def_cfg_ptp file, note the [ethn] designation for the desired PTP OC port, where n = 4 for the LAN8814 base port:

# cat /tmp/def_cfg_ptp	
delay mechanism	F2F
network transport	12
time stamping	hardware
tx timestamp timeout	1000
step threshold	0.000001
twoStepFlag	0
first step threshold	0.000001
clock type	OC
logAnnounceInterval	0
logSyncInterval	-3
logMinDelayReqInterval	-3
clockClass	248
clockAccuracy	254
slaveOnly	0
socket_priority	0
ingressLatency	15
egressLatency	0
delay_filter	moving_median
clock_servo	linreg
delay_filter_length	10
[eth4]	

EXAMPLE 4-1: DEF_CFG_PTP FILE

2. Refer to **2.1.6 "Interface Reconfiguration"** when using iproute2 to establish 1000BASE-T on eth4 port.

4.4 ENABLING THE 1PPS TIMING OUTPUT FROM THE LAN8814 DEVICE

Use the following command to enable the 1PPS timing output:

echo 1 >

/sys/devices/platform/ahb@
70000000/710700c0.mdio/mdio_bus/7
10700c0.mdio-mii/710700c0.mdio-mii:07/ptp/ptp0/pps enable

4.5 STARTING PTP4L

- 1. Run the EVB-LAN8814 as a PTP follower node, as shown below:
- # ptp41 -msf /tmp/def_cfg_ptp
- 2. Select *Flow>Capture Packets* to perform a dummy capture of PTP packets.
- 3. Confirm that "Good" PTP packets are received, and the 1PPS output from DUT is valid at the Calnex PTP Master. See Figure 4-8.



4.6 CONFIRMING PTP4L MESSAGE OUTPUTS

Confirm if the message output is similar to the following:

```
ptp41[709261.521]: rms 1 max 2 freq -162 +/- 10 delay 6721 +/- 0
```

Note 1:	Allow ten (10) minutes for the oscillator to warm completely and for the PTP4L software delay filter to settle.
2:	The PTP4L output message format is: ptp4l[message timestamp in seconds] rms: time offset in nanoseconds, root-mean-squared max: maximum (worst-case) time offset, in nanoseconds freq: frequency offset, in part-per-billion with ± tolerance delay: path delay, in nanoseconds with ± tolerance
3:	The path delay increases with CAT5e cable length and will include the intrinsic path delay of Paragon test equipment. Paragon-X intrinsic delay is approximately 6.7 microseconds. Therefore, a 6.721-microsecond value indicates a typical path delay measurement between the Paragon and the DUT.

4.7 RESTARTING PTP4L AS A BACKGROUND PROCESS

Stop PTP4L (Ctrl-C to break) and restart PTP4L in the background using the command:
ptp4l -sf /tmp/def_cfg_ptp &

4.8 CONFIRMING OFFSETFROMMASTER FROM PTP4L

For a synchronized EVB DUT, the output should return something similar to:

pmc -u -b 0 'GET CURRENT_DATA_SET'

RENT_DATA_	SET		
74-0 seq 0	RESPONSE	MANAGEMENT	CURRENT_DATA_SET
1			
0.0			
6721.0			
	RENT_DATA_ 74-0 seq 0 1 0.0 6721.0	RENT_DATA_SET 74-0 seq 0 RESPONSE 1 0.0 6721.0	RENT_DATA_SET 74-0 seq 0 RESPONSE MANAGEMENT 1 0.0 6721.0

Note: offsetFromMaster is the key performance metric reported by the PTP4L application. It will drift within a peak-peak range of ± 8 nanoseconds.

4.9 PERFORMING 1588 1PPS MEASUREMENTS USING THE PARAGON-X

- 1. Select *Flow>Capture Packets* to capture PTP packets
- 2. Use the Flow Wizard to confirm that 1588 PTP flows are indeed appearing within the Wizard, thus indicating that detectable PTP flows exist.
- 3. Select Flow>Stop Capture.
- 4. Return to the main Paragon-X window, then select Configure Capture, **ToD** tab, and G.8271 (All messages) as well as tick the Validate with 1PPS selection. See Figure 4-9.

FIGURE 4-9: CONFIGURE CAPTURE FOR PARAGON-X

	Configure Capt	ure	×
	Timing Control	ToD 1588 1pps Time Error (Absolute)	
	Raw ToD Me	issage Display issages iy Format	
	Message Filt	er	
	CCSA: Cisco	InfoAndEvent	
	O NMEA:	GPRMC 🗸	
	@ G8271:	All ~	
	☑ Validate	with 1pps 👔	
			Close
Note:	On the Raw ToD sages and Displa able format.	Message Display, it is reco ay Format to get PTP mess	ommend to select both Filter Mes- sage data decoded into human-read-

- 5. Close the Capture window and return to the main Paragon-X window.
- 6. Select Start Capture. Two-way (Sync + Delay_req/Delay_resp) messages

should be scrolling on the Paragon-X Capture window, as shown in the upper-right tile in Figure 4-10.



FIGURE 4-10: PARAGON-X CAPTURE WINDOW MESSAGES

7. Select Graph Context = 1PPS/GP, when the time error graph appears. See Figure 4-11.



FIGURE 4-11: GRAPH CONTEXT

8. Select Graph in the lower right-hand corner of the same screen, and then select Calnex Analysis Tool (1PPS). See Figure 4-12.

FIGURE 4-12: SELECT CALNEX ANALYSIS TOOL (1PPS)



- 9. Once the CAT app finishes loading, click on View Results.
- The Time Error dynamic plot appears. Set the Dynamic TE Limit +/– to the minimum allowable value (±0.01 microseconds) and click on Apply. See Figure 4-13.



FIGURE 4-13: DYNAMIC TE LIMIT

11. Allow sufficient time to capture the number of 1588 packet as well as 1PPS measurements for your desired observation interval. Once the desired interval has elapsed, return to the main Paragon-X window and click on **Stop Capture**. See Figure 4-14.



FIGURE 4-14: STOP CAPTURE

12. Once Capture has stopped, zoom to the desired observation window as shown in the lower right-hand circle in Figure 4-15.



FIGURE 4-15: SETTING AN OBSERVATION WINDOW

- Note 1: A typical observation window for 1588-related performance metrics is 1000 seconds. The graphing toolbar allows zoom-to-range and ensures the x-axis plot of the TE metric matches the interval of calculated statistics.
 2: The 1PPS Metric Statistics minimum/maximum has been verified to
 - 2: The TPPS Metric Statistics minimum/maximum has been verified to within ±8 ns for this EVB over a 1000 second observation window, which can be verified in the Metric Statistics reported in the above window. (The Dynamic TE Limit resolution limitation is ±10 ns)

13. As desired, the average time error tab can be selected to dynamically view cTE calculations. Refer to Figure 4-16. (This chart updates every 60 seconds, by default, and will continue to draw updated cTE calculations in the x-dimension via the purple line)



FIGURE 4-16: AVERAGE TIME ERROR (CTE)

NOTES:



EVB-LAN8814 EVALUATION BOARD USER'S GUIDE

Appendix A. Schematics

A.1 INTRODUCTION

This appendix shows the EVB-LAN8814 schematics.

FIGURE A-1: EVB-LAN8814 BLOCK DIAGRAM



EVB-LAN8814 Evaluation Board User's Guide

FIGURE A-2: EVB-LAN8814 POWER INPUT AND VSC7514 REGULATORS



Schematics

FIGURE A-3: VSC7514 MEMORY AND GPI



FIGURE A-4: LAN8814N ETHERNET PORTS

© 2022 Microchip Technology Inc. and its subsidiaries



Schematics

FIGURE A-5: CLOCKS, 1588, AND SYNCE



FIGURE A-6: LAN8814 GPIOS, REGULATORS, AND BREAK-OFFS



Schematics

NOTES:



EVB-LAN8814 EVALUATION BOARD USER'S GUIDE

Appendix B. PCB Layers

B.1 INTRODUCTION

This appendix contains the EVB-LAN8814 PCB Layers.

EVB-LAN8814 Evaluation Board User's Guide





FIGURE B-2: TOP COPPER



EVB-LAN8814 Evaluation Board User's Guide

FIGURE B-3: LAYER 2 GND











FIGURE B-7: BOTTOM COPPER











EVB-LAN8814 EVALUATION BOARD USER'S GUIDE

Appendix C. Bill of Materials

C.1 INTRODUCTION

This appendix contains the EVB-LAN8814 Bill of Materials (BOM).

TABLE C-1: BILL OF MATERIALS

ltem	Qty	Reference	Description	Populated	Manufacturer	Manufacturer Part Number
1	192	C1, C11, C15, C16, C17, C19, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33, C34, C35, C36, C37, C38, C39, C40, C41, C42, C47, C48, C49, C50, C51, C52, C53, C54, C55, C56, C57, C58, C59, C60, C61, C62, C63, C64, C65, C66, C67, C68, C69, C70, C71, C72, C73, C75, C76, C78, C79, C80, C81, C82, C83, C85, C86, C87, C88, C89, C91, C92, C96, C98, C99, C100, C101, C102, C103, C104, C105, C106, C107, C108, C109, C111, C112, C113, C114, C115, C116, C117, C118, C119, C120, C121, C122, C123, C124, C125, C126, C127, C128, C129, C130, C131, C132, C133, C134, C136, C137, C138, C139, C141, C142, C143, C144, C145, C146, C147, C148, C149, C150, C151, C163, C164, C165, C166, C173, C178, C179, C180, C181, C182, C183, C184, C185, C186, C187, C190, C194, C196, C197, C20, C221, C222, C227, C229, C231, C233, C235, C608, C614, C615, C617, C618, C619, C620, C621, C622, C623, C624, C625, C626, C627, C628, C630, C642, C651, C661, C675, C677, C678, C679, C680, C681, C682, C683, C684, C685, C686, C687, C688, C689, C694, C695, C696, C697, C698	CAP CER 0.1uF 50V 10% X7R SMD 0402	Yes	Taiyo Yuden	UMK105B7104KV-FR
2	9	C2, C171, C176, C195, C639, C641, C652, C662, C676	CAP CER 10000pF 50V 10% X7R SMD 0603	Yes	KEMET	C0603C103K5RACTU
3	20	C3, C6, C7, C9, C12, C13, C21, C43, C44, C45, C46, C77, C84, C90, C94, C135, C191, C600, C601, C629	CAP CER 10uF 10V 10% X5R SMD 0603	Yes	Samsung Electro-Mechanics	CL10A106KP8NNNC
4	1	C118 piggyback	CAP CER 22uF 6.3V 20% X5R SMD 0402	Yes	Kyocera AVX	CM05X5R226M06AH080
5	4	C4, C10, C140, C603	CAP CER 1uF 16V 10% X7R SMD 0603	Yes	Wurth Electronics Inc	885012206052
6	2	C5, C14	CAP ALU 470uF 25V 20% RAD P5D10H16	Yes	Nichicon	UHE1E471MPD6

TABLE C-1:	BILL OF MATERIALS (CONTINUED)
------------	-------------------------------

Item	Qty	Reference	Description	Populated	Manufacturer	Manufacturer Part Number
7	10	C8, C172, C174, C175, C177, C197, C199, C200, C203, C209	CAP CER 22uF 25V 10% X5R SMD 1206	Yes	Samsung Electro-Mechanics, Murata Electronics North America Murata Electronics North America	CL31A226KAHNNNE, GRM31CR61E226KE15L
8	0	C18, C192, C201, C223	CAP CER 2200pF 10% 50V X7R SMD 0402 QEC-Q200	DNP	Murata Electronics North America	GCM155R71H222KA37D
9	4	C20, C193, C202, C224	CAP CER 4700pF 50V 10% X7R SMD 0603	Yes	KEMET	C0603C472K5RACTU
10	2	C74, C152	CAP CER 47uF 10V 20% X5R SMD 0805	Yes	TDK Corporation	C2012X5R1A476M125AC
11	0	C93, C95	CAP HiQ 12pF 50V 5% NP0 2.56GHz SMD 0402	DNP	Johanson Technology Inc	500R07S120JV4T
12	0	C97, C156, C157, C230, C232, C234, C236	CAP CER 0.1uF 50V 10% X7R SMD 0402	DNP	Taiyo Yuden	UMK105B7104KV-FR
13	0	C110	CAP CER 1000pF 50V 10% X7R SMD 0603	DNP	ТДК	C1608X7R1H102K
14	1	C153	CAP TANT 220uF 4V 20% 1.8R SMD A	Yes	Vishay Sprague	TMCMA0G227MTRF
15	0	C154	CAP TANT 22uF 10V 10% 30hm SMD A	DNP	AVX	TAJA226K010R
16	1	C155	CAP CER 10pF 50V 5% NP0 SMD 0402	Yes	AVX Corporation	04025A100JAT2A
17	0	C158	CAP CER 10pF 50V 5% NP0 SMD 0402	DNP	AVX Corporation	04025A100JAT2A
18	1	C167	CAP CER 0.018uF 50V 10% X7R SMD 0603	Yes	KEMET	C0603C183K5RACTU
19	7	C170, C204, C205, C206, C207, C208, C213	CAP CER 1000pF 2KV 10% X7R SMD 1206	Yes	Johanson Dielectrics Inc	202R18W102KV4E
20	2	C188, C189	CAP CER 1000pF 3000V 10% X7R SMD 1812 AEC-Q200	Yes	KEMET	C1812C102KHRACAUTO
21	1	C225	CAP ALU 150uF 16V 20% SMD D8	Yes	Panasonic Electronic Components	EEE-FPC151XAP
22	3	C604, C609, C616	CAP CER 10uF 16V 10% X7R SMD 0805	Yes	Samsung Electro-Mechanics	CL21B106KOQNNNE
23	1	C605	CAP CER 2200pF 10% 50V X7R SMD 0402 QEC-Q200	Yes	Murata Electronics North America	GCM155R71H222KA37D
24	1	C607	CAP ALU 330uF 16V 20% 0.01R SMD L8.3W8.3H11D8	Yes	Würth Elektronik	875075355004
25	1	C610	CAP ALU 220uF 16V 20% SMD E	Yes	Panasonic	EEE-1CA221UP
26	2	D1, D17	DIO LED GREEN 2V 30mA 35mcd Clear SMD 0805	Yes	Lite-On	LTST-C170KGKT
27	12	D2, D3, D4, D5, D6, D7, D8, D9, D11, D12, D22, D23	DIO LED BI GREEN, RED 2V 80mA SMD R/A	Yes	Lite-On Inc.	LTST-S326KGJRKT
28	2	D13, D14	DIO TVS SMCJ12CA 12V 1500W SMD SMC	Yes	Littelfuse Inc.	SMCJ12CA
29	2	D15, D16	DIO TVS SMCJ12A 12V 1500W SMD SMC	Yes	Bourns Inc.	SMCJ12A
30	4	D24, D25, D26, D27	DIO SCTKY ARRAY BAS70-04-7-F 1V 15mA SOT-23-3	Yes	Diodes Incorporated	BAS70-04-7-F
31	2	F1, F2	RES FUSE BRD MNT 5A 125V Fast SMD L6.1W2.69	Yes	Littelfuse Inc.	0451005.MRL

Bill of Materials

ltem	Qty	Reference	Description	Populated	Manufacturer	Manufacturer Part Number
32	9	FB3, FB5, FB6, FB7, FB9, FB11, FB12, FB13, FB14	FERRITE 220R @ 100MHz 2A SMD 0603	Yes	Murata Electronics North America	BLM18EG221SN1D
33	1	FB4	RES TKF 100R 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF1000V
34	1	HS1	MECH HW HEATSHINK SMD L16.51W16.59H8.89	MECH	Wakefield-Vette	LTN20069
35	1	J1	CON POWER 2.5mm 5.5mm SWITCH Slotted TH R/A	Yes	CUI Inc	PJ-002BH
36	1	J2	CON DSHAPED 076641 18 FEMALE TH VERT	Yes	Molex	0766410001
37	1	J3	CON HDR-0.8 Male 2x20 GOLD Q-Strip-QTE SMD VERT	Yes	Samtec Inc.	QTE-020-01-F-D-A
38	0	J4	CON HDR 2.54mm Male 2x5 Gold SHROUD 5.84 TH	DNP	On Shore Technology Inc.	302-S101
39	1	J5	CON HDR 2.54mm Male 2x5 Gold SHROUD 5.84 TH	Yes	On Shore Technology Inc.	302-S101
40	1	J6	CON USB2.0 MICRO-B FEMALE TH/SMD R/A	Yes	FCI	10118194-0001LF
41	1	J7	CON HDR-1.27 Male 2x25 Gold .12MH SMD VERT	Yes	Samtec Inc.	FTSH-125-01-L-DV-K-P-TR
42	1	J8	CON HDR-0.8 Female 2x20 GOLD Q-Strip-QSE SMD VERT	Yes	Samtec Inc.	QSE-020-01-L-D-A
43	5	J9, J18, J19, J25, J29	CON RF Coaxial SMA Female 2P TH VERT	Yes	Adam Tech	RF2-04A-T-00-50-G
44	4	J10, J12, J13, J15	CON HDR-2.54 Male 1x3 Gold 5.84MH TH VERT	Yes	FCI	68000-103HLF
45	1	J11	CON HDR-2.54 Male 2x7 Gold Shroud 6.35MH TH VERT	Yes	Samtec	TST-107-01-L-D
46	5	J14, J17, J32, J35, J38	CON HDR-2.54 Male 1x2 Gold 5.84MH TH VERT	Yes	FCI	77311-118-02LF
47	1	J16	CON MODULAR JACK RJ45 CAT5 TH R/A	Yes	Amphenol ICC (Commercial Products)	RJHSE-5380
48	1	J20	30 Positions Header, Unshrouded, Breakaway Connector 0.100" (2.54mm) Through Hole Gold	Yes	Wurth Electronics Inc.	61303021121
49	4	J21, J22, J23, J24	CON MODULAR JACK RJ45 10/100/1000 POE/MAGNETICS 2xLEDs SHIELD TH	Yes	Pulse Electronics Network	JXK0-0190NL
50	1	J26	CON HDR-1.27 Female 2x25 Gold SMD VERT	Yes	Samtec Inc.	FLE-125-01-G-DV-K
51	1	J27	CON FLASH microSD 8+2P Push-Push SMD	Yes	Hirose Electric Co Ltd	DM3AT-SF-PEJM5
52	1	J28	CON MODULAR JACK RJ45 10/100/1000 MAGNETICS 0xLEDs SHIELD SMD R/A	Yes	Abracon LLC	ARJM22A1-547-NN-EW2
53	1	J30	CON MODULAR JACK RJ45 CAT5 TH R/A	Yes	Amphenol ICC (Commercial Products)	RJSAE538002
54	4	J31, J33, J34, J36	CON RF Coaxial SMA Female 2P SMD Edge MNT	Yes	Cinch Connectivity Solutions Johnson	142-0701-851
55	1	J37	CON HDR-0.8 Female 2x40 GOLD Q-Strip-QSE SMD VERT	Yes	Samtec Inc.	QSE-040-01-F-D-A
56	1	J39	CON HDR-2.54 Male 1x2 Friction Lock MLX 0022272021 TH	Yes	Molex	0022272021
57	4	L1, L2, L6, L7	INDUCTOR 10uH 4A 20% SMD L6.65W6.65H3	Yes	Abracon LLC	ASPI-0630LR-100M-T15
58	5	L3, L4, L5, L18, L35	FERRITE 600R@100MHz 1A SMD 0603	Yes	TDK Corporation	MPZ1608S601ATA00
59	1	L13	CM CHOKE 1K 100MHz 0.014R SMD L12W11H6	Yes	TDK Corporation	ACM1211-102-2PL-TL01

TABLE C-1 BILL OF MATERIALS (CONTINUED)

Item	Qty	Reference	Description	Populated	Manufacturer	Manufacturer Part Number
60	1	L17	IND 4.7uH 8.5A 20% 0.0184R SMD SRP6050CA AEC-Q200	Yes	Bourns Inc.	SRP6050CA-4R7M
61	1	LABEL1	LABEL PCBA 18x6mm BarCode-AssyID-Rev-Serno	MECH	Sunrise Paper (M) Sdn Bhd	037268-5
62	6	PAD1, PAD2, PAD3, PAD4, PAD5, PAD6	MECH HW RUBBER PAD SQ Taper 0.50x0.50x0.23 Black	Yes	3M	SJ-5518
63	1	Q1	TRANS FET DUAL N+P HP8MA2T +-30V +-18A +-15A 0.0096R 0.0179R 7W HSOP-8	Yes	Rohm Semiconductor	HP8MA2TB1
64	1	Q2	TRANS FET P-CH NDS8434 20V 6.5A 2.5W SOIC-8	Yes	ON Semiconductor	NDS8434
65	1	R1	RES TKF 57.6k 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF5762V
66	0	R2, R9, R88, R89, R100, R108, R177, R519	RES TKF 0R 1/10W AEC-Q200 SMD 0603	DNP	Panasonic Electronic Components	ERJ-3GEY0R00V
67	9	R3, R109, R110, R119, R125, R130, R180, R181, R182	RES TKF 100k 1% 1/10W AEC-Q200 SMD 0603	Yes	Panasonic Electronic Components	ERJ-3EKF1003V
68	1	R4	RES TKF 66.5k 1% 1/10W SMD 0603	Yes	Panasonic Electronic Components	ERJ-3EKF6652V
69	1	R5	RES TKF 12k 1% 1/10W SMD 0603	Yes	Yageo	RC0603FR-0712KL
70	20	R6, R38, R48, R75, R76, R77, R78, R85, R86, R95, R97, R98, R99, R113, R170, R449, R451, R516, R517, R518	RES TKF 1k 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF1001V
71	23	R7, R35, R36, R39, R41, R43, R66, R73, R101, R102, R123, R127, R132, R160, R496, R520, R523, R524, R525, R527, R529, R532, R533	RES TKF 0R 1/10W AEC-Q200 SMD 0603	Yes	Panasonic Electronic Components	ERJ-3GEY0R00V
72	3	R8, R10, R432	RES TKF 11.3K 1% 1/10W SMD 0603	Yes	Stackpole Electronics Inc	RMCF0603FT11K3
73	10	R11, R55, R90, R94, R103, R105, R115, R124, R128, R162	RES TKF 3.01k 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF3011V
74	38	R12, R22, R50, R53, R56, R58, R59, R63, R68, R80, R81, R82, R92, R93, R114, R117, R118, R129, R133, R134, R135, R137, R139, R141, R143, R145, R147, R150, R161, R163, R164, R172, R440, R447, R450, R455, R509, R522	RES TKF 10k 1% 1/10W SMD 0603	Yes	Vishay	CRCW060310K0FKEA
75	14	R13, R21, R23, R44, R152, R153, R154, R155, R156, R157, R158, R159, R502, R503	RES TKF 330R 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF3300V
76	0	R14, R83, R136, R138, R140, R142, R144, R146, R148, R151, R178, R179, R189, R190, R191, R192, R446	RES TKF 10k 1% 1/10W SMD 0603	DNP	Vishay	CRCW060310K0FKEA

TABLE C-1: BILL OF MATERIALS (CONTINUED)

ltem	Qty	Reference	Description	Populated	Manufacturer	Manufacturer Part Number
77	0	R15, R70, R72, R74, R448, R510, R513	RES TKF 1k 1% 1/10W SMD 0603	DNP	Panasonic	ERJ-3EKF1001V
78	5	R16, R42, R91, R106, R116	RES TKF 620R 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF6200V
79	3	R17, R530, R531	RES TKF 100R 1% 1/10W SMD 0402	Yes	Panasonic Electronic Components	ERJ-2RKF1000X
80	4	R18, R20, R104, R107	RES TKF 49.9R 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF49R9V
81	10	R19, R47, R79, R166, R167, R168, R428, R453, R460, R528	RES TKF 100R 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF1000V
82	11	R24, R49, R169, R193, R429, R430, R457, R458, R459, R514, R515	RES TKF 33R 1% 1/10W SMD 0603	Yes	ROHM	MCR03EZPFX33R0
83	0	R25, R28, R30, R31, R33, R34, R45	RES TKF 560R 1% 1/10W SMD 0603	DNP	Yageo	RC0603FR-07560RL
84	6	R26, R27, R29, R32, R46, R536	RES TKF 560R 1% 1/10W SMD 0603	Yes	Yageo	RC0603FR-07560RL
85	1	R37	RES TKF 220R 1% 1/10W SMD 0603	Yes	Yageo	RC0603FR-07220RL
86	1	R40	RES TKF 430R 1% 1/10W SMD AEC-Q200 0603	Yes	Panasonic	ERJ-3EKF4300V
87	7	R51, R54, R121, R122, R165, R187, R188	RES TKF 4.7K 1% 1/10W SMD 0603	Yes	Panasonic Electronic Components	ERJ-3EKF4701V
88	2	R52, R111	RES TKF 1.5k 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF1501V
89	0	R57, R60, R61, R62, R87	RES TKF 4.7K 1% 1/10W SMD 0603	DNP	Panasonic Electronic Components	ERJ-3EKF4701V
90	0	R64, R65	RES TKF 0R 1/10W SMD 0603	DNP	Panasonic	ERJ-3GSY0R00V
91	2	R67, R445	RES TKF 6.04k 1% 1/10W SMD 0603 AEC-Q200	Yes	Vishay / Dale	CRCW06036K04FKEA
92	2	R69, R96	RES TKF 120R 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF1200V
93	1	R71	RES TKF 200R 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF2000V
94	2	R84, R456	RES TKF 20k 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF2002V
95	5	R112, R126, R149, R435, R535	RES TKF 2k 1% 1/10W SMD 0603	Yes	Stackpole Electronics Inc	RMCF0603FT2K00
96	1	R120	RES TKF 26.1k 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF2612V
97	1	R131	RES TKF 17.4k 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF1742V
98	1	R171	RES TKF 20R 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF20R0V
99	8	R173, R174, R175, R176, R183, R184, R185, R186	RES TKF 0R 1/10W SMD 0402	Yes	Panasonic Electronic Components	ERJ-2GE0R00X
100	1	R431	RES TKF 30k 1% 1/10W SMD 0603	Yes	Stackpole Electronics Inc	RMCF0603FT30K0
101	1	R434	RES TKF 0.01R 1% 2W SMD 2512	Yes	TT Electronics	LRF2512-R01FW
102	2	R437, R442	RES TKF 2.0R 1% 1/10W SMD 0603	Yes	Vishay Dale	CRCW06032R00FKEA
103	3	R452, R454, R461	RES TKF 240R 1% 1/10W SMD 0603	Yes	Yageo	RC0603FR-07240RL
104	0	R505, R507, R508	RES TKF 330R 1% 1/10W SMD 0603	DNP	Panasonic	ERJ-3EKF3300V

TABLE C-1
ltem	Qty	Reference	Description	Populated	Manufacturer	Manufacturer Part Number
105	1	R506	RES TKF 180R 1% 1/10W SMD 0603	Yes	Yageo	RC0603FR-07180RL
106	2	R512, R526	RES TKF 1k 1% 1/10W SMD 0402	Yes	Panasonic	ERJ-2RKF1001X
107	1	R534	RES TKF 3.32k 1% 1/10W SMD 0603	Yes	ROHM	MCR03EZPFX3321
108	2	R539, R540	RES TKF 47R 1% 1/10W SMD 0603	Yes	Panasonic	ERJ-3EKF47R0V
109	5	RP4, RP5, RP7, RP8, RP9	RES NET TKF 330R 5% 1/16W SMD 1206x4	Yes	Panasonic Electronic Components	EXB-38V331JV
110	1	SW1	SWITCH TACT SPST 12V 50mA Sq Plunger for Cap PTS645VJK612LFS RA TH	Yes	C&K	PTS645VJK612LFS
111	1	SW2	SWITCH DIP 3 SPST 24VDC 25MA DSS-03-B-PF TH	Yes	C&K	BDB03
112	1	SW3	SWITCH SLIDE SPDT 120V 6A 1101M2S3CQE2 TH	Yes	C&K Components	1101M2S3CQE2
113	0	TP1, TP2, TP4, TP5, TP22, TP23, TP36, TP37, TP38, TP39, TP40	CON TP TAB Silver Mini 1.6x0.8 SMD	DNP	Harwin Inc.	S2761-46R
114	0	TP3	MISC, TEST POINT PC MINI, 0.040" D YELLOW	DNP	Keystone	5004
115	0	TP6, TP7, TP8, TP9, TP10, TP11	CON RF Coaxial SMA Female 2P TH VERT	DNP	Adam Tech	RF2-04A-T-00-50-G
116	3	TP12, TP13, TP14	MISC, TEST POINT MULTI PURPOSE MINI RED	Yes	Keystone	5000
117	1	TP41	MISC, TEST POINT MULTI PURPOSE MINI BLACK	Yes	Keystone	5001
118	1	U1	MCHP ANALOG SUPERVISOR 0.4V to 5.5V MIC2790N-04VD6 SOT-23-3	Yes	Microchip Technology	MIC2790N-04VD6
119	4	U2, U5, U26, U27	MCHP ANALOG SWITCHER Buck 0.925V to 16.2V NX7102IDETR SOIC-8-EP	Yes	Microchip Technology	NX7102IDETR
120	3	U3, U11, U40	MCHP ANALOG LDO 0.8V-5V MCP1727T-ADJE/MF DFN-8	Yes	Microchip	MCP1727T-ADJE/MF
121	1	U4	MCHP INTERFACE ETHERNET VSC7514XKS BGA-256	Yes	Microchip Technology	VSC7514XKS
122	1	U6	MCHP ANALOG SUPERVISOR 2.63V MIC6315-26D2UY-TR SOT-143	Yes	Microchip Technology	MIC6315-31D4UY-TR
123	0	U7	IC MEMORY MX25L25635F FLASH 256M SOP-16	DNP	Macronix	MX25L25635FMI-10G
124	1	U8	IC MEMORY MX25L25635F FLASH 256M SOP-16	Yes	Macronix	MX25L25635FMI-10G
125	0	U9	MCHP MEMORY SERIAL FLASH 8M 80MHz SST25VF080B-50-4I-S2AF SOIC-8	DNP	Microchip Technology	SST25VF080B-50-4I-S2AF
126	1	U10	MCHP INTERFACE USB I2C UART MCP2221A-I/ST TSSOP-14	Yes	Microchip Technology	MCP2221A-I/ST
127	3	U12, U13, U14	IC LOGIC 8-Bit Parallel-Out SHIFT REGISTER TSSOP-14	Yes	Texas Instruments	SN74HC164PWR
128	17	U15, U16, U17, U18, U19, U20, U21, U22, U34, U35, U36, U37, U38, U39, U44, U60, U61	DIO TVS TVS3V3L4U 3.3V SMD SC74-6	Yes	Infineon Technologies	TVS3V3L4UE6327HTSA1
129	1	U23	IC TRANSCEIVER MAX3221 RS-232 Driver SSOP-16	Yes	Maxim Integrated	MAX3221ECAE+T

TABLE C-1: BILL OF MATERIALS (CONTINUED)

Item	Qty	Reference	Description	Populated	Manufacturer	Manufacturer Part Number		
130	1	U24	MCHP ANALOG LDO 3.3V 300mA MIC5504-3.3YMT DFN-4	Yes	Microchip Technology	MIC5504-3.3YMT		
131	1	U25	MCHP INTERFACE ETHERNET LAN8814 QUAD 10BASE-T/100BASETX/1000BASE-T PHY TQFP-128	Yes	Microchip	LAN8814/ZMX		
132	1	U41	MCHP ANALOG SWITCHER BUCK 1.8V-12V MIC2193 SOIC-8	Yes	Microchip Technology	MIC2193YM		
133	1	U42	IC MEMORY W25N01GV FLASH 1G SPI WSON-8	Yes	Winbond Electronics	W25N01GVZEIG TR		
134	1	U43	IC MEMORY MT41K256M16TW SDRAM DDR3L TFBGA-96	Yes	Micron Technology Inc.	MT41K256M16TW-093:P		
135	1	U45	MCHP CLOCK GENERATION BUFFER1:4 0, 150Mhz SOP-8	Yes	Microchip Technology	PL133-47SI		
136	3	U51, U52, U53	IC LOGIC SN74AHC594PWR Shift Register TSSOP-16	Yes	Texas Instruments	SN74AHC594PWR		
137	1	U54	IC BUFFER MM74HC240 INV TRI-STATE TSSOP-20	Yes	ON Semiconductor	MM74HC240MTCX		
138	3	U56, U58, U59	IC TRANSCEIVER RS-422/485 ISL3180EIBZ SOIC-14	Yes	Renesas Electronics America Inc	ISL3180EIBZ		
139	1	U57	IC BUFFER NC7WZ125K8X DUAL NON-INV VFSOP-8	Yes	ON Semiconductor	NC7WZ125K8X		
140	1	Y3	MCHP CLOCK OSCILLATOR SINGLE 25MHZ VDFN-4	Yes	Microchip Technology	VC-820-EAE-KAAN-25M00000 00		
141	1	Y6	MCHP CLOCK OSCILLATOR SINGLE 125Mhz MX573EBC125M000 LGA-6	Yes	Microchip Technology	MX573EBC125M000-TR		
142	1	Y8	MCHP CLOCK OSCILLATOR TCXO 125Mhz MXT573ABC125M000 LGA-6	Yes	Microchip	MXT573ABC125M000		

TABLE C-1: BILL OF MATERIALS (CONTINUED)

NOTES:



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820