





Resources





MAX5532-MAX5535

Click here to ask an associate for production status of specific part numbers.

# Dual, Ultra-Low-Power, 12-Bit, Voltage-Output DACs

# **General Description**

The MAX5532-MAX5535 are dual, 12-bit, ultra-lowpower, voltage-output, digital-to-analog converters (DACs) offering rail-to-rail buffered voltage outputs. The DACs operate from a 1.8V to 5.5V supply and consume less than 5µA, making the devices suitable for low-power and low-voltage applications. A shutdown mode reduces overall current, including the reference input current, to just 0.18µA. The MAX5532-MAX5535 use a 3-wire serial interface that is compatible with SPI™, QSPI™, and MICROWIRE™.

Upon power-up, the MAX5532-MAX5535 outputs are driven to zero scale, providing additional safety for applications that drive valves or for other transducers that need to be off during power-up. The zero-scale outputs enable glitch-free power-up.

The MAX5532 accepts an external reference input and provides unity-gain outputs. The MAX5533 contains a precision internal reference and provides a buffered external reference output with unity-gain DAC outputs. The MAX5534 accepts an external reference input and provides force-sense outputs. The MAX5535 contains a precision internal reference and provides a buffered external reference output with force-sense DAC outputs.

The MAX5534/MAX5535 are available in a 4mm x 4mm x 0.8mm, 12-pin, thin QFN package. The MAX5532/ MAX5533 are available in an 8-pin µMAX® package. All devices are guaranteed over the extended -40°C to +85°C temperature range.

For 10-bit compatible devices, refer to the MAX5522-MAX5525 data sheet. For 8-bit compatible devices, refer to the MAX5512-MAX5515 data sheet.

# **Applications**

- Portable Battery-Powered Devices
- Instrumentation
- Automatic Trimming and Calibration in Factory
- Programmable Voltage and Current Sources
- Industrial Process Control and Remote **Industrial Devices**
- Remote Data Conversion and Monitoring
- Chemical Sensor Cell Bias for Gas Monitors
- Programmable LCD Bias

SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp. μΜΑΧ is a registered trademark of Maxim Integrated Products, Inc.

#### **Features**

- Ultra-Low 5µA Supply Current
- Shutdown Mode Reduces Supply Current to 0.18µA (max)
- Single +1.8V to +5.5V Supply
- Small 4mm x 4mm x 0.8mm Thin QFN Package
- Internal Reference Sources 8mA of Current (MAX5533/MAX5535)
- Flexible Force-Sense-Configured Rail-to-Rail **Output Buffers**
- Fast 16MHz, 3-Wire, SPI-/QSPI-/MICROWIRE-Compatible Serial Interface
- TTL- and CMOS-Compatible Digital Inputs with **Hysteresis**
- Glitch-Free Outputs During Power-Up

## **Ordering Information**


PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX5532EUA	-40°C to +85°C	8 μMAX	U8C-3
MAX5533EUA	-40°C to +85°C	8 μMAX	U8C-3
MAX5534ETC	-40°C to +85°C	12 Thin QFN-EP*	T1244-4
MAX5535ETC	-40°C to +85°C	12 Thin QFN-EP*	T1244-4

<sup>\*</sup>EP = Exposed paddle (internally connected to GND).

#### **Selector Guide**

PART	OUTPUTS	REFERENCE	TOP MARK
MAX5532EUA	Unity gain	External	_
MAX5533EUA	Unity gain	Internal	_
MAX5534ETC	Force sense	External	AACM
MAX5535ETC	Force sense	Internal	AACN

# **Pin Configurations**



19-3062: Rev 2: 3/20

© 2020 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

# MAX5532-MAX5535

# Dual, Ultra-Low-Power, 12-Bit, Voltage-Output DACs

# **Absolute Maximum Ratings**

V <sub>DD</sub> to GND0.3V to +6V	Operating Temperature Range40°C to +85°C
OUTA, OUTB to GND0.3V to (V <sub>DD</sub> + 0.3V)	Storage Temperature Range65°C to +150°C
FBA, FBB to GND0.3V to (V <sub>DD</sub> + 0.3V)	Junction Temperature+150°C
SCLK, DIN, <del>CS</del> to GND0.3V to (V <sub>DD</sub> + 0.3V)	Lead Temperature (soldering, 10s)+300°C
REFIN, REFOUT to GND0.3V to (V <sub>DD</sub> + 0.3V)	
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
12-Pin Thin QFN (derate 16.9mW/°C above +70°C)1349mW	
8-Pin μMAX (derate 5.9mW/°C above +70°C)471mW	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Electrical Characteristics**

 $(V_{DD}$  = +1.8V to +5.5V, OUT\_ unloaded,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
STATIC ACCURACY (MAX5532/N	/AX5534 EX	TERNAL REFERENCE)	<u>'</u>				
Resolution	N		12			Bits	
Internal Name in a mit of Name of N	INII	V <sub>DD</sub> = 5V, V <sub>REF</sub> = 4.096V		±4	±8	LCD	
Integral Nonlinearity (Note 1)	INL	V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.024V		±4	±8	LSB	
Differential Name in a mit. (Nat. 4)	DAII	Guaranteed monotonic, V <sub>DD</sub> = 5V, V <sub>REF</sub> = 4.096V		±0.2	±1		
Differential Nonlinearity (Note 1)	DNL	Guaranteed monotonic, V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.024V		±0.2	±1	- LSB	
Official Financy (Nictor 2)		V <sub>DD</sub> = 5V, V <sub>REF</sub> = 4.096V		±1	±20		
Offset Error (Note 2)	Vos	V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.024V		±1	±20	- mV	
Offset-Error Temperature Drift				±2		μV/°C	
Cain Error (Note 2)	GE	V <sub>DD</sub> = 5V, V <sub>REF</sub> = 4.096V		±2	±4	LSB	
Gain Error (Note 3)	GE	V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.024V		±2	±4	LSB	
Gain-Error Temperature				±4		ppm/°C	
Power-Supply Rejection Ratio	PSRR	1.8V ≤ V <sub>DD</sub> ≤ 5.5V		85		dB	
STATIC ACCURACY (MAX5533/N	/AX5535 INT	ERNAL REFERENCE)					
Resolution	N		12			Bits	
Internal New York (Next A)	INII	V <sub>DD</sub> = 5V, V <sub>REF</sub> = 3.9V		±4 ±8		LOD	
Integral Nonlinearity (Note 1)	INL	V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.2V		±4	±8	LSB	
Differential Name in a mit. (Name 4)	DAII	Guaranteed monotonic, V <sub>DD</sub> = 5V, V <sub>REF</sub> = 3.9V		±0.2	±1	LOD	
Differential Nonlinearity (Note 1)	DNL	Guaranteed monotonic, V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.2V		±0.2	±1	LSB	
Offeet France (Nets 2)	\/	V <sub>DD</sub> = 5V, V <sub>REF</sub> = 3.9V		±1	±20	\/	
Offset Error (Note 2)	Vos	V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.2V		±1	±20	- mV	
Offset-Error Temperature Drift				±2		μV/°C	
Coin Error (Note 2)	GE	V <sub>DD</sub> = 5V, V <sub>REF</sub> = 3.9V		±2	±4	LCD	
Gain Error (Note 3)	GE	V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.2V		±2	±4	LSB	

# **Electrical Characteristics (continued)**

 $(V_{DD}$  = +1.8V to +5.5V, OUT\_ unloaded,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Gain-Error Temperature Coefficient				±4		ppm/°C	
Power-Supply Rejection Ratio	PSRR	1.8V ≤ V <sub>DD</sub> ≤ 5.5V		85		dB	
REFERENCE INPUT (MAX5532/I	MAX5534)						
Reference-Input Voltage Range	V <sub>REFIN</sub>		0		V <sub>DD</sub>	V	
Reference-Input Impedance	В	Normal operation	4.1			ΜΩ	
Reference-input impedance	R <sub>REFIN</sub>	In shutdown		2.5		GΩ	
<b>REFERENCE OUTPUT (MAX553</b>	3/MAX5535)						
		No external load, V <sub>DD</sub> = 1.8V	1.197	1.214	1.231		
Initial Assuracy	\/	No external load, V <sub>DD</sub> = 2.5V	1.913	1.940	1.967		
Initial Accuracy	VREFOUT	No external load, V <sub>DD</sub> = 3V	2.391	2.425	2.459	V	
		No external load, V <sub>DD</sub> = 5V	3.828	3.885	3.941		
Output-Voltage Temperature Coefficient	V <sub>TEMPCO</sub>	T <sub>A</sub> = -40°C to +85°C (Note 4)		12	30	ppm/°C	
Line Regulation		V <sub>REFOUT</sub> < V <sub>DD</sub> - 200mV (Note 5)		2	200	μV/V	
		$0 \le I_{REFOUT} \le 1$ mA, sourcing, $V_{DD} = 1.8$ V, $V_{REF} = 1.2$ V		0.3	2		
Load Regulation		$0 \le I_{REFOUT} \le 8mA$ , sourcing, $V_{DD} = 5V$ , $V_{REF} = 3.9V$		0.3	2	μV/μΑ	
		-150µA ≤ I <sub>REFOUT</sub> ≤ 0, sinking		0.2			
		0.1Hz to 10Hz, V <sub>REF</sub> = 3.9V		150			
Output Noise Voltage		10Hz to 10kHz, V <sub>REF</sub> = 3.9V		600		\/	
Output Noise Voltage		0.1Hz to 10Hz, V <sub>REF</sub> = 1.2V		50		μV <sub>P-P</sub>	
		10Hz to 10kHz, V <sub>REF</sub> = 1.2V		450			
Short-Circuit Current (Note 6)		$V_{DD} = 5V$		30		mA	
Short-Circuit Current (Note 6)		V <sub>DD</sub> = 1.8V		14		IIIA	
Capacitive Load Stability Range		(Note 7)		0 to 10		nF	
Thermal Hysteresis		(Note 8)		200		ppm	
Reference Power-Up Time		REFOUT unloaded, V <sub>DD</sub> = 5V	5.4			ms	
(from Shutdown)		REFOUT unloaded, V <sub>DD</sub> = 1.8V		4.4		1112	
Long-Term Stability				200		ppm/ 1khrs	

# **Electrical Characteristics (continued)**

 $(V_{DD}$  = +1.8V to +5.5V, OUT\_ unloaded,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)

PARAMETER	SYMBOL	CONDITIO	ONS	MIN TYP	MAX	UNITS
DAC OUTPUTS (OUTA, OUTB)						
Capacitive Driving Capability	CL			1000		pF
		V <sub>DD</sub> = 5V, V <sub>OUT</sub> set to full OUT shorted to GND, sou			65	
01 10: "10 110 110		$V_{DD}$ = 5V $V_{OUT}$ set to 0V $V_{DD}$ , sink current	, OUT shorted to		65	
Short-Circuit Current (Note 6)		V <sub>DD</sub> = 1.8V, V <sub>OUT</sub> set to f shorted to GND, source c			14	mA
		V <sub>DD</sub> = 1.8V, V <sub>OUT</sub> set to 0 to V <sub>DD</sub> , sink current	0V, OUT shorted		14	
		Coming out of shutdown	V <sub>DD</sub> = 5V	3		
DAC Power-Up Time		(MAX5532/MAX5534)	V <sub>DD</sub> = 1.8V	3.8		ms
DAG Fower-op Time		Coming out of standby (MAX5533/MAX5535)	V <sub>DD</sub> = 1.8V to 5.5V	0.4		1113
Output Power-Up Glitch		C <sub>L</sub> = 100pF		10		mV
FB_ Input Current				10		pА
DIGITAL INPUTS (SCLK, DIN, o	S)					
		$4.5V \le V_{DD} \le 5.5V$	2.4		V	
Input High Voltage	V <sub>IH</sub>	$2.7V < V_{DD} \le 3.6V$	2.0		V	
		$1.8V \le V_{DD} \le 2.7V$	0.7 x V <sub>DD</sub>			
		$4.5V \le V_{DD} \le 5.5V$		8.0	V	
Input Low Voltage	V <sub>IL</sub>	$2.7V < V_{DD} \le 3.6V$		0.6	•	
		1.8V ≤ V <sub>DD</sub> ≤ 2.7V		0.3 x V <sub>DD</sub>		
Input Leakage Current	I <sub>IN</sub>	(Note 9)		±0.05	±0.5	μA
Input Capacitance	C <sub>IN</sub>			10		pF
DYNAMIC PERFORMANCE						
Voltage-Output Slew Rate	SR	Positive and negative (No	ote 10)	10		V/ms
Voltage-Output Settling Time		0.1 to 0.9 of full scale to v (Note 10)	660		μs	
		0.1Hz to 10Hz	V <sub>DD</sub> = 5V	80		
Output Noise Voltage		U.THZ TO TUHZ	V <sub>DD</sub> = 1.8V	55		μV <sub>P-P</sub>
Output Noise voltage		10Hz to 10kHz	V <sub>DD</sub> = 5V	620		H V P-P
		10112 10 1011112	V <sub>DD</sub> = 1.8V	476		

# **Electrical Characteristics (continued)**

 $(V_{DD}$  = +1.8V to +5.5V, OUT\_ unloaded,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)

PARAMETER	R SYMBOL CONDITIONS				TYP	MAX	UNITS	
POWER REQUIREMENTS								
Supply Voltage Range	V <sub>DD</sub>			1.8		5.5	V	
		MAX5533/MAX5535	V <sub>DD</sub> = 5V		7.0	8.0		
			V <sub>DD</sub> = 3V		6.4	8.0	- - μΑ	
C (NI-4-0)			V <sub>DD</sub> = 1.8V		7.0	8.0		
Supply Current (Note 9)	I <sub>DD</sub>	MAX5532/MAX5534	V <sub>DD</sub> = 5V		3.8	5.0		
			V <sub>DD</sub> = 3V		3.8	5.0		
			V <sub>DD</sub> = 1.8V		4.7	6.0		
			V <sub>DD</sub> = 5V		3.3	4.5		
Standby Supply Current	I <sub>DDSD</sub>	MAX5533/MAX5535 (Note 9)	V <sub>DD</sub> = 3V		2.8	4.0	μA	
		(14010-0)	V <sub>DD</sub> = 1.8V		2.4	3.5		
Shutdown Supply Current I <sub>DDPD</sub> (Note 9)					0.05	0.25	μΑ	

# **Timing Characteristics**

 $(V_{DD}$  = +4.5V to +5.5V,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS				
TIMING CHARACTERISTICS (V <sub>DD</sub> = 4.5V to 5.5V )										
Serial Clock Frequency	f <sub>SCLK</sub>		0		16.7	MHz				
DIN to SCLK Rise Setup Time	t <sub>DS</sub>		15			ns				
DIN to SCLK Rise Hold Time	t <sub>DH</sub>		0			ns				
SCLK Pulse-Width High	t <sub>CH</sub>		24			ns				
SCLK Pulse-Width Low	$t_{CL}$		24			ns				
CS Pulse-Width High	t <sub>CSW</sub>		100			ns				
SCLK Rise to CS Rise Hold Time	tcsH		0			ns				
CS Fall to SCLK Rise Setup Time	t <sub>CSS</sub>		20			ns				
SCLK Fall to CS Fall Setup	t <sub>CSO</sub>		0			ns				
CS Rise to SCLK Rise Hold Time	t <sub>CS1</sub>		20			ns				

## **Timing Characteristics**


 $(V_{DD}$  = +1.8V to +5.5V,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS				
TIMING CHARACTERISTICS (V <sub>DD</sub> = 1.8V to 5.5V )										
Serial Clock Frequency	fsclk		0		10	MHz				
DIN to SCLK Rise Setup Time	t <sub>DS</sub>		24			ns				
DIN to SCLK Rise Hold Time	t <sub>DH</sub>		0			ns				
SCLK Pulse-Width High	t <sub>CH</sub>		40			ns				
SCLK Pulse-Width Low	t <sub>CL</sub>		40			ns				
CS Pulse-Width High	t <sub>CSW</sub>		150			ns				
SCLK Rise to CS Rise Hold Time	t <sub>CSH</sub>		0			ns				
CS Fall to SCLK Rise Setup Time	t <sub>CSS</sub>		30			ns				
SCLK Rise to CS Fall Setup	t <sub>CSO</sub>		0			ns				
CS Rise to SCK Rise Hold Time	t <sub>CS1</sub>		30			ns				


- Note 1: Linearity is tested within codes 96 to 4080.
- Note 2: Offset is tested at code 96.
- Note 3: Gain is tested at code 4095. For the MAX5534/MAX5535, FB\_ is connected to its respective OUT\_.
- Note 4: Guaranteed by design. Not production tested.
- Note 5: V<sub>DD</sub> must be a minimum of 1.8V.
- $\textbf{Note 6:} \quad \text{Outputs can be shorted to $V_{DD}$ or GND indefinitely, provided that package power dissipation is not exceeded.}$
- Note 7: Optimal noise performance is at 2nF load capacitance.
- Note 8: Thermal hysteresis is defined as the change in the initial +25°C output voltage after cycling the device from T<sub>MAX</sub> to T<sub>MIN</sub>.
- Note 9: All digital inputs at V<sub>DD</sub> or GND.
- **Note 10:** Load =  $10k\Omega$  in parallel with 100pF,  $V_{DD} = 5V$ ,  $V_{REF} = 4.096V$  (MAX5532/MAX5534) or  $V_{REF} = 3.9V$  (MAX5533/MAX5535).

## **Typical Operating Characteristics**


 $(V_{DD} = 5.0V, V_{REF} = 4.096V (MAX5532/MAX5534), V_{REF} = 3.9V (MAX5533/MAX5535), T_{A} = +25^{\circ}C, unless otherwise noted.)$ 





 $(V_{DD} = 5.0V, V_{REF} = 4.096V (MAX5532/MAX5534), V_{REF} = 3.9V (MAX5533/MAX5535), T_{A} = +25^{\circ}C, unless otherwise noted.)$ 




 $(V_{DD} = 5.0V, V_{REF} = 4.096V (MAX5532/MAX5534), V_{REF} = 3.9V (MAX5533/MAX5535), T_{A} = +25^{\circ}C, unless otherwise noted.)$ 














MAJOR CARRY OUTPUT VOLTAGE GLITCH












200µs/div

 $(V_{DD} = 5.0V, V_{RFF} = 4.096V (MAX5532/MAX5534), V_{RFF} = 3.9V (MAX5533/MAX5535), T_{A} = +25^{\circ}C, unless otherwise noted.)$ 





www.analog.com Analog Devices | 10


200µs/div


 $(V_{DD} = 5.0V, V_{REF} = 4.096V (MAX5532/MAX5534), V_{REF} = 3.9V (MAX5533/MAX5535), T_{A} = +25^{\circ}C, unless otherwise noted.)$ 


# REFERENCE LOAD TRANSIENT (VDD = 5V) MAXSS32 to:35 REFOUT SINK CURRENT 100µA/div VREF 500mV/div 3.9V













# **Pin Description**


	P	IN		NAME	FUNCTION
MAX5532	MAX5533	MAX5534	MAX5535	NAME	FUNCTION
1	1	1	1	CS	Active-Low Digital Chip-Select Input
2	2	2	2	SCLK	Serial-Interface Clock Input
3	3	3	3	DIN	Serial-Interface Data Input
4	_	4	_	REFIN	Reference Input
_	4	_	4	REFOUT	Reference Output
_	_	5 11   5 11   N(C		No Connection. Leave N.C. inputs unconnected (floating) or connected to GND.	
_	_	6	6	FBB	Channel B Feedback Input
5	5	7	7	OUTB	Channel B Analog Voltage Output
6	6	8	8	V <sub>DD</sub>	Power Input. Connect $V_{DD}$ to a 1.8V to 5.5V power supply. Bypass $V_{DD}$ to GND with a 0.1 $\mu$ F capacitor.
7	7	9	9	GND	Ground
8	8	10	10	OUTA	Channel A Analog Voltage Output
_	_	12	12	FBA	Channel A Feedback Input
_	_	EP	EP	Exposed Paddle	Exposed Paddle. Connect EP to GND.

# **Functional Diagrams**




# **Functional Diagrams (continued)**





## **Functional Diagrams (continued)**



## **Detailed Description**

The MAX5532-MAX5535 dual, 12-bit, ultra-low-power, voltage-output DACs offer rail-to-rail buffered voltage outputs. The DACs operate from a 1.8V to 5.5V supply and require only 5µA (max) supply current. These devices feature a shutdown mode that reduces overall current, including the reference input current, to just 0.18µA (max). The MAX5533/MAX5535 include an internal reference that saves additional board space and can source up to 8mA, making it functional as a system reference. The 16MHz, 3-wire serial interface is compatible with SPI, QSPI, and MICROWIRE protocols. When V<sub>DD</sub> is applied, all DAC outputs are driven to zero scale with virtually no output glitch. The MAX5532/ MAX5533 output buffers are configured in unity gain and come in µMAX packages. The MAX5534/MAX5535 output buffers are configured in force sense allowing users to externally set voltage gains on the output (an output-amplifier inverting input is available). The MAX5534/MAX5535 come in 4mm x 4mm thin QFN packages.

#### **Digital Interface**

The MAX5532–MAX5535 use a 3-wire serial interface that is compatible with SPI/QSPI/MICROWIRE protocols (Figures 1 and 2).

The MAX5532–MAX5535 include a single, 16-bit, input shift register. Data loads into the shift register through the serial interface.  $\overline{CS}$  must remain low until all 16 bits are clocked in. The 16 bits consist of 4 control bits (C3–C0) and 12 data bits (D11–D0) (Table 1). Following the control bits, the data loads MSB first, D11–D0. The control bits C3–C0 control the MAX5532–MAX5535, as outlined in Table 2.

Each DAC channel includes two registers: an input register and a DAC register. The input register holds input data. The DAC register contains the data updated to the DAC output.

The double-buffered register configuration allows any of the following:

- Loading the input registers without updating the DAC registers
- Updating the DAC registers from the input registers
- Updating all the input and DAC registers simultaneously

**Table 1. Serial Write Data Format** 

	CON	TROL		DATA BITS											
MSB										LSB					
C3	C2	C1	C0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0




Figure 1. Timing Diagram




Figure 2. Register Loading Diagram

**Table 2. Serial-Interface Programming Commands** 

С	ONTR	OL BIT	S	INPUT DATA	
С3	C2	C1	C0	D11-D0	FUNCTION
0	0	0	0	XXXXXXXXXXX	No operation; command is ignored.
0	0	0	1	12-bit data	Load input register A from shift register; DAC registers unchanged; DAC outputs unchanged.
0	0	1	0	12-bit data	Load input register B from shift register; DAC registers unchanged; DAC outputs unchanged.
0	0	1	1	_	Command reserved. Do not use.
0	1	0	0	_	Command reserved. Do not use.
0	1	0	1	_	Command reserved. Do not use.
0	1	1	0	_	Command reserved. Do not use.
0	1	1	1	_	Command reserved. Do not use.
1	0	0	0	12-bit data	Load DAC registers A and B from respective input registers; DAC outputs A and B updated; MAX5533/MAX5535 enter normal operation if in standby or shutdown; MAX5532/MAX5534 enter normal operation if in shutdown.
1	0	0	1	12-bit data	Load input register A and DAC register A from shift register; DAC output A updated; Load DAC register B from input register B; DAC output B updated; MAX5533/MAX5535 enter normal operation if in standby or shutdown; MAX5532/MAX5534 enter normal operation if in shutdown.
1	0	1	0	12-bit data	Load input register B and DAC register B from shift register; DAC output B updated; Load DAC register A from input register A; DAC output A updated; MAX5533/MAX5535 enter normal operation if in standby or shutdown; MAX5532/MAX5534 enter normal operation if in shutdown.
1	0	1	1	_	Command reserved. Do not use.
1	1	0	0	D11, D10, XXXXXXXXXX	MAX5533/MAX5535 enter standby*, MAX5532/MAX5534 enter shutdown. For the MAX5533/MAX5535, D11 and D10 configure the internal reference voltage (Table 3).
1	1	0	1	D11, D10, XXXXXXXXXX	MAX5532–MAX5535 enter normal operation; DAC outputs reflect existing contents of DAC registers. For the MAX5533/MAX5535, D11 and D10 configure the internal reference voltage (Table 3).
1	1	1	0	D11, D10, XXXXXXXXXX	MAX5532–MAX5535 enter shutdown; DAC outputs set to high impedance. For the MAX5533/MAX5535, D11 and D10 configure the internal reference voltage (Table 3).
1	1	1	1	12-bit data	Load input registers A and B and DAC registers A and B from shift register; DAC outputs A and B updated; MAX5533/MAX5535 enter normal operation if in standby or shutdown; MAX5532/MAX5534 enter normal operation if in shutdown.

X = Don't care.

<sup>\*</sup>Standby mode can be entered from normal operation only. It is not possible to enter standby mode from shutdown.

# Dual, Ultra-Low-Power, 12-Bit, Voltage-Output DACs

#### **Power Modes**

The MAX5532–MAX5535 feature two power modes to conserve power during idle periods. In normal operation, the device is fully operational. In shutdown mode, the device is completely powered down, including the internal voltage reference in the MAX5533/MAX5535. The MAX5533/MAX5535 also offer a standby mode in which all circuitry is powered down except the internal voltage reference. Standby mode keeps the reference powered up while the remaining circuitry is shut down, allowing it to be used as a system reference. It also helps reduce the wake-up delay by not requiring the reference to power up when returning to normal operation.

#### **Shutdown Mode**

The MAX5532–MAX5535 feature a software-programmable shutdown mode that reduces the supply current and the reference input current to  $0.18\mu A$  (max). Writing an input control word with control bits C[3:0] = 1110 (Table 2) places the device in shutdown mode. In shutdown, the MAX5532/MAX5534 reference input and DAC output buffers go high impedance. Placing the MAX5533/MAX5535 into shutdown turns off the internal reference and the DAC output buffers go high impedance. The serial interface still remains active for all devices.

Table 2 shows several commands that bring the MAX5532–MAX5535 back to normal operation. The power-up time from shutdown is required before the DAC outputs are valid.

**Note:** For the MAX5533/MAX5535, standby mode cannot be entered directly from shutdown mode. The device must be brought into normal operation first before entering standby mode.

#### Standby Mode (MAX5533/MAX5535 Only)

The MAX5533/MAX5535 feature a software-programmable standby mode that reduces the typical supply current to  $3\mu A$  (max). Standby mode powers down all circuitry except the internal voltage reference. Place the device in standby mode by writing an input control word with control bits C[3:0] = 1100 (Table 2). The internal reference and serial interface remain active while the DAC output buffers go high impedance.

For the MAX5533/MAX5535, standby mode cannot be entered directly from shutdown mode. The device must be brought into normal operation first before entering standby mode. To enter standby from shutdown, issue the command to return to normal operation followed immediately by the command to go into standby.

Table 2 shows several commands that bring the MAX5533/MAX5535 back to normal operation. When transitioning from standby mode to normal operation, only the DAC power-up time is required before the DAC outputs are valid.

#### Reference Input

The MAX5532/MAX5534 accept a reference with a voltage range extending from 0 to  $V_{DD}$ . The output voltage ( $V_{OUT}$ ) is represented by a digitally programmable voltage source as:

$$V_{OUT} = (V_{REF} \times N / 4096) \times gain$$

where N is the numeric value of the DAC's binary input code (0 to 4095), V<sub>REF</sub> is the reference voltage, gain is the externally set voltage gain for the MAX5534, and gain is one for the MAX5532.

In shutdown mode, the reference input enters a high-impedance state with an input impedance of  $2.5G\Omega$  (typ).

#### **Reference Output**

The MAX5533/MAX5535 internal voltage reference is software configurable to one of four voltages. Upon power-up, the default reference voltage is 1.214V. Configure the reference voltage using D10 and D11 data bits (Table 3) when the control bits are as follows C[3:0] = 1100, 1101, or 1110 (Table 2).  $V_{DD}$  must be kept at a minimum of 200mV above  $V_{RFF}$  for proper operation.

Table 3. Reference Output Voltage Programming

D11	D10	REFERENCE VOLTAGE (V)
0	0	1.214
0	1	1.940
1	0	2.425
1	1	3.885

# **Applications Information**

#### 1-Cell and 2-Cell Circuits

See Figure 3 for an illustration of how to power the MAX5532–MAX5535 with either one lithium-ion battery or two alkaline batteries. The low current consumption of the devices make the MAX5532–MAX5535 ideal for battery-powered applications.

#### **Programmable Current Source**

See the circuit in Figure 4 for an illustration of how to configure the MAX5534/MAX5535 as a programmable current source for driving an LED. The MAX5534/MAX5535 drive a standard NPN transistor to program the current source. The current source ( $I_{LED}$ ) is defined in the equation in Figure 4.




Figure 3. Portable Application Using Two Alkaline Cells or One Lithium Coin Cell




Figure 4. Programmable Current Source Driving an LED




Figure 5. Transimpedance Configuration for a Voltage-Biased Current-Output Transducer

# Dual, Ultra-Low-Power, 12-Bit, Voltage-Output DACs

#### Voltage Biasing a Current-Output Transducer

See the circuit in Figure 5 for an illustration of how to configure the MAX5534/MAX5535 to bias a current-output transducer. In Figure 5, the output voltage of the MAX5534/MAX5535 is a function of the voltage drop across the transducer added to the voltage drop across the feedback resistor R.

#### **Unipolar Output**

Figure 6 shows the MAX5534 in a unipolar output configuration with unity gain. Table 4 lists the unipolar output codes.

#### **Bipolar Output**

The MAX5534 output can be configured for bipolar operation as shown in Figure 7. The output voltage is given by the following equation:

$$V_{OUT} = V_{REFIN} \times [(N_A - 2048) / 2048]$$

where  $N_A$  represents the decimal value of the DAC's binary input code. Table 5 shows the digital codes (offset binary) and the corresponding output voltage for the circuit in Figure 7.

#### **Configurable Output Gain**

The MAX5534/MAX5535 have force-sense outputs, which provide a connection directly to the inverting terminal of the output op-amp, yielding the most flexibility. The advantage of the force-sense output is that specific gains can be set externally for a given application. The gain error for the MAX5534/MAX5535 is specified in a unitygain configuration (op-amp output and inverting terminals connected), and additional gain error results from external resistor tolerances. Another advantage of the force-sense DAC is that it allows many useful circuits to be created with only a few simple external components.

An example of a custom fixed gain using the MAX5534/ MAX5535 force-sense output is shown in Figure 8. In this example, R1 and R2 set the gain for  $V_{OUTA}$ .




Figure 6. Unipolar Output Circuit

 $V_{OUTA}$  = [( $V_{REFIN} \times N_A$ ) / 4096] x [1 + (R2 / R1)] where  $N_A$  represents the numeric value of the DAC input code.

# Self-Biased Two-Electrode Potentiostat Application

See the circuit in Figure 10 for an illustration of how to use the MAX5535 to bias a two-electrode potentiostat on the input of an ADC.

# Power Supply and Bypassing Considerations

Bypass the power supply with a  $0.1\mu F$  capacitor to GND. Minimize lengths to reduce lead inductance. If noise becomes an issue, use shielding and/or ferrite beads to increase isolation. For the thin QFN package, connect the exposed pad to ground.

# **Layout Considerations**

Digital and AC transient signals coupling to GND can create noise at the output. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane. Wire-wrapped boards and sockets are not recommended. For optimum system performance, use printed circuit (PC) boards. Good PC board ground layout minimizes crosstalk between DAC outputs, reference inputs, and digital inputs. Reduce crosstalk by keeping analog lines away from digital lines.

Table 4. Unipolar Code Table (Gain = +1)

DAG	CONTE	NTS	ANALOG OUTPUT
MSB		LSB	ANALOG OUTPUT
1111	1111	1111	+V <sub>REF</sub> (4095/4096)
1000	0000	0001	+V <sub>REF</sub> (2049/4096)
1000	0000	0000	+V <sub>REF</sub> (2048/4096) = +V <sub>REF</sub> / 2
0111	1111	1111	+V <sub>REF</sub> (2047/4096)
0000	0000	0001	+V <sub>REF</sub> (1/4096)
0000	0000	0000	0V

#### Table 5. Bipolar Code Table (Gain = +1)

DAG	CONTE	NTS	ANALOG OUTPUT
MSB		LSB	ANALOG GOTPOT
1111	1111	1111	+V <sub>REF</sub> (2047/2048)
1000	0000	0001	+V <sub>REF</sub> (1/2048)
1000	0000	0000	0V
0111	1111	1111	-V <sub>REF</sub> (1/2048)
0000	0000	0001	-V <sub>REF</sub> (2047/2048)
0000	0000	0000	-V <sub>REF</sub> (2048/2048) = -V <sub>REF</sub>

# Dual, Ultra-Low-Power, 12-Bit, Voltage-Output DACs




Figure 7. Bipolar Output Circuit




Figure 8. Separate Force-Sense Outputs Create Unity and Greater-than-Unity DAC Gains Using the Same Reference




Figure 9. Software-Configurable Output Gain




Figure 10. Self-Biased Two-Electrode Potentiostat Application





Figure 11. Driven Two-Electrode Potentiostat Application

# **Pin Configurations (continued)**




# **Chip Information**

TRANSISTOR COUNT: 10,688

PROCESS: BiCMOS

# **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



# Dual, Ultra-Low-Power, 12-Bit, Voltage-Output DACs

# **Package Information (continued)**

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

	COMMON DIMENSIONS															
PKG	KG 12L 4×4			16L 4×4			20L 4×4			24L 4×4			28L 4×4			
REF.	MIN.	NDM.	MAX.	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.	
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	
A2	0	.20 RE	F	0	.20 RE	F	0	0.20 REF			0.20 REF			0.20 REF		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25	
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	
Ε	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	
e	(	.80 BS	C.	0.	.65 BS	C.	0.50 BSC.		0.50 BSC.			0.40 BSC.				
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50	
N		12			16		20		24			28				
ND		3			4			5		6			7			
NE		3			4			5			6		7			
Jedec Var.		WGGB			WGGC		,	wGGD-	1		WGGD-	2	WGGE			

	DIMENSION VARIATIONS										
DS ES L								R (LEAD TIP R	ADJUS>		
PKG. CODE	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.		
T2044-4	2.85	2.90	2.95	2.85	2.90	2.95	0.25	0.30	0.35	0.125 R	EF
T2044-5	2.60	2.70	2.80	2.60	2.70	2.80	0.35	0.40	0.45	0.203 R	EF

EXPOSED PAD VARIATIONS								
PKG.		D2		E2				
CODES	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.		
T1244-3	1.95	2.10	2.25	1.95	2.10	2.25		
T1244-4	1.95	2.10	2.25	1.95	2.10	2.25		
T1644-3	1.95	2.10	2.25	1.95	2.10	2.25		
T1644-4	1.95	2.10	2.25	1.95	2.10	2.25		
T2044-2	1.95	2.10	2.25	1.95	2.10	2.25		
T2044-3	1.95	2.10	2.25	1.95	2.10	2.25		
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25		
T2444-3	2.45	2.60	2.63	2.45	2.60	2.63		
T2444-4	2.45	2.60	2.63	2.45	2.60	2.63		
T2444-4C	2.45	2.60	2.63	2.45	2.60	2.63		
T2444N-4	2.45	2.60	2.63	2.45	2.60	2.63		
T2444M-1	2.45	2.60	2.63	2.45	2.60	2.63		
T2444MK-1	2.45	2.60	2.63	2.45	2.60	2.63		
T2844-1	2.50	2.60	2.70	2.50	2.60	2.70		
T2844-1C	2.50	2.60	2.70	2.50	2.60	2.70		
T2844N-1	2.65	2.70	2.75	2.65	2.70	2.75		

C□RNER LEAD CHAMFER VARIATION							
PKG. CODES		(	)		L4		
T2444-2	0.120	Χ	45°	REF	0.31	REF	
T2444-3	0.120	Χ	45°	REF	0.31	REF	
T2444-4	0.120	Χ	45°	REF	0.31	REF	
T2444-4C	0.120	Χ	45°	REF	0.31	REF	
T2444M-1	0.120	Χ	45°	REF	0.31	REF	
T2444MK-1	0.120	Х	45°	REF	0.31	REF	
T2444N-4	0.120	Х	45°	REF	0.31	REF	



TITLE:
PACKAGE DUTLINE
12,16,20,24,28L TQFN 4×4×0.75mm
APPROVAL DOCUMENT CONTROL NO.
21-0139


rev.

-DRAWING NOT TO SCALE-

Analog Devices | 23 www.analog.com


## **Package Information (continued)**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



## **Package Information (continued)**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



# MAX5532-MAX5535

# Dual, Ultra-Low-Power, 12-Bit, Voltage-Output DACs

# **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
1	1/07	_	1, 6, 14, 21, 24
2	3/20	Changed DAC power-up time unit from µs to ms in the <i>Electrical Characteristics</i> table	4



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Maxim Integrated:

<u>MAX5532EUA+ MAX5533EUA+ MAX5532EUA+T MAX5533EUA+T MAX5534ETC+ MAX5534ETC+T MAX5535ETC+T MAX5535ETC+T MAX5535ETC+T MAX5532EUA+T MAX5533EUA+T MAX5534ETC+T MAX5533EUA+T MAX5533EUA+T MAX5534ETC+T MAX5533EUA+T MAX5534ETC+T MAX5533EUA+T MAX5533EUA+T MAX5534ETC+T MAX5533EUA+T MAX5533EUA+T MAX5533EUA+T MAX5533EUA+T MAX5533EUA+T MAX5533EUA+T MAX5533EUA+T MAX5533EUA+T MAX5533EUA+T MAX5534ETC+T MAX5533EUA+T MAX5533EUA+T MAX5533EUA+T MAX5533EUA+T MAX5534ETC+T MAX5533EUA+T MAX553AEUA+T MAX55AEUA+T MAX5AEUA+T MAX5AEUA+</u>