

EVB BGA9H1MN9 User Guide

Evaluation Board BGA9H1MN9

About this document

Scope and purpose

This measurement report provides an overview of the evaluation board (EVB) of the BGA9H1MN9 Mid- and High-Band Low Noise Amplifier with Gain Steps and MIPI Control. In this document, the BGA9H1MN9 circuit schematic, PCB layout and measurement results are summarized.

Table of contents

About this document	1
Table of contents	1
1 BGA9H1MN9 Description	2
1.1 MIPI Control Specification	3
2 Evaluation Board	4
2.1 PCB Layout	4
2.2 Schematic.....	5
2.2.1 Configuration for 1400 – 1500 MHz.....	5
2.2.1.1 Bill of Materials.....	5
2.2.2 Configuration for 1800 – 2200 MHz.....	5
2.2.2.1 Bill of Materials.....	6
2.2.3 Configuration for 2300 – 2700 MHz.....	6
2.2.3.1 Bill of Materials.....	7
2.3 Evaluation Board Hardware.....	7
3 Measurement Setups	8
3.1 S-Parameter.....	8
3.2 Noise Figure	9
4 Results	10
4.1 Configuration for 1400 – 1500 MHz.....	10
4.1.1 S-Parameters.....	10
4.1.1.1 Noise Figure Results.....	15
4.2 Configuration for 1800 – 2200 MHz.....	19
4.2.1 S-Parameters.....	19
4.2.2 Noise Figure Results.....	24
4.3 Configuration for 2300 – 2700 MHz.....	27
4.3.1 S-Parameters.....	28
4.3.2 Noise Figure Results.....	32
Abbreviations	37
References	37
Revision history	37

1 BGA9H1MN9 Description

The BGA9H1MN9 is a low noise amplifier for LTE and 5G which covers a wide frequency range from 1.4 GHz to 2.7 GHz. The LNA provides up to 20.2 dB gain and 0.6 dB noise figure at a current consumption of 5.8 mA. With the Gain Step feature, the gain and linearity can be adjusted to increase the system dynamic range and to accommodate to changing interference scenarios. The BGA9H1MN9 supports ultra-low bypass current of 2 μ A and 1.2 V operating voltage to reduce power consumption. It operates from 1.1 V to 2.0 V supply voltage over temperature. The compact 9 pin TSNP-9 package with the dimension of 1.1 x 1.1 mm helps to save space on the PCB.

[In order to get the EVB BGA9H1MN9, place your order in either the Distribution Integrated Solution (IDIS) tool, Infineon Sample Request (ISaR) tool or contact your business partner using the reference number: SP005427061].




Figure 1 BGA9H1MN9 Block Diagram

1.1 MIPI Control Specification

The device complies with MIPI RFFE specification. A MIPI Stick is necessary in order to operate the device. The 10-pin connector on the EVB is used to connect it to the MIPI Stick (See image below). The following pins have to be connected for proper operation:

- SDATA (Data Line)
- SCLK (Clock Line)
- GND (Ground)
- VIO (Voltage Input-Output)
- VDD (Power Supply)
- USID (Unique Slave Identifier)




Figure 2 Control Connector

For further information about the MIPI Stick please refer to the published guide on Infineon's website: "**MIPI Stick Basic User Guide**" (See link at the bottom of this document). [In order to get the MIPI Stick, place your order on either the Integrated Distribution Solution (IDIS) tool, Infineon Sample Request (ISaR) tool or contact your business partner using the reference number: SP001160002].



Figure 3 Infineon MIPI Stick

2 Evaluation Board




Figure 4 Evaluation Board

2.1 PCB Layout

The total thickness of the board is ~1mm and its layers' composition is presented in the image below.




Figure 5 PCB Layout

2.2 Schematic

2.2.1 Configuration for 1400 – 1500 MHz

Figure 6 shows the schematic of the Evaluation Board and includes the matching components.




Figure 6 BGA9H1MN9 EVB Schematic

2.2.1.1 Bill of Materials

Designator	Value	Description
RFIN, RFOUT	-	SMA connectors
P1	-	10-Pin header
N1	-	BGA9H1MN9
L1	11 nH	Input matching
C1	22 pF	RF bypass
C2 (optional)	10 nF	RF bypass
PCB	v2_AE	BGAV1A10 Evaluation Board

2.2.2 Configuration for 1800 – 2200 MHz

Figure 7 shows the schematic of the Evaluation Board and includes the matching components.




Figure 7 BGA9H1MN9 EVB Schematic

2.2.2.1 Bill of Materials

Designator	Value	Description
RFIN, RFOUT	-	SMA connectors
P1	-	10-Pin header
N1	-	BGA9H1MN9
L1	5.6 nH	Input matching
C1	22 pF	RF bypass
C2 (optional)	10 nF	RF bypass
PCB	v2_AE	BGAV1A10 Evaluation Board

2.2.3 Configuration for 2300 – 2700 MHz

Figure 8 shows the schematic of the Evaluation Board and includes the matching components.




Figure 8 EVB BGA9H1MN9 Schematic

2.2.3.1 Bill of Materials

Designator	Value	Description
RFIN, RFOUT	-	SMA connectors
P1	-	10-Pin header
N1	-	BGA9H1MN9
L1	4.2 nH	Input matching
C1	22 pF	RF bypass
C2 (optional)	10 nF	RF bypass
PCB	v2_AE	BGAV1A10 Evaluation Board

2.3 Evaluation Board Hardware

The BGA9H1MN9 allows the user to connect an RF signal to the device via an SMA connector. The user controls the BGA9H1MN9 using the MIPI Stick and sets the desired state through a software interface.

3 Measurement Setups

3.1 S-Parameter

The image below shows the typical S-Parameter Measurement Setup where the input and output of the device are connected to a Network Analyzer.




Figure 9 S-Parameter Measurement Setup

3.2 Noise Figure

The image below shows the typical Noise Figure Measurement Setup including a shielding box in which the device is contained in order to reduce noise interference.





Figure 10 Noise Figure Measurement Setup

4 Results


Performance plots are shown in the images below. The files can be found on Infineon's product website.

4.1 Configuration for 1400 – 1500 MHz



S-Parameter measurements are done from SMA connector to SMA connector at $T = 25^\circ\text{C}$, $\text{Power}_{\text{RF}} = -30 \text{ dBm}$ and $V_{\text{cc}} = 1.8\text{V}$ for Gain modes 2 through 5 using Bias mode 6 and Gain modes 0 and 1 using Bias mode 2.

4.1.1 S-Parameters






Figure 11 S-Parameters @ 1.8V in Gain 0 Bias 6 Mode




Figure 12 S-Parameters @ 1.8V in Gain 1 Bias 6 Mode





Figure 13 S-Parameters @ 1.8V in Gain 2 Bias 2 Mode






Figure 14 S-Parameters @ 1.8V in Gain 3 Bias 2 Mode




Figure 15 S-Parameters @ 1.8V in Gain 4 Bias 2 Mode





Figure 16 S-Parameters @ 1.8V in Gain 5 Bias 2 Mode






Figure 17 S-Parameters @ 1.8V in Gain 6 Bypass

4.1.1 Noise Figure Results

All NF measurements show the chip performance (de-embedded NF) at T = 25 °C, Power_{RF} = -30 dBm and V_{cc} = 1.8V for Gain modes 2 through 5 using Bias mode 6 and Gain modes 0 and 1 using Bias mode 2.




Figure 18 Noise Figure @ 1.8V in Gain 0 Bias 6 Mode




Figure 19 Noise Figure @ 1.8V in Gain 1 Bias 6 Mode




Figure 20 Noise Figure @ 1.8V in Gain 2 Bias 2 Mode




Figure 21 Noise Figure @ 1.8V in Gain 3 Bias 2 Mode




Figure 22 Noise Figure @ 1.8V in Gain 4 Bias 2 Mode




Figure 23 Noise Figure @ 1.8V in Gain 5 Bias 2 Mode





Figure 24 Noise Figure @ 1.8V in Gain 6 Bypass

4.2 Configuration for 1800 – 2200 MHz



S-Parameter measurements are done from SMA connector to SMA connector at $T = 25^\circ\text{C}$, $\text{Power}_{\text{RF}} = -30 \text{ dBm}$ and $V_{\text{cc}} = 1.8\text{V}$ for Gain modes 2 through 5 using Bias mode 6 and Gain modes 0 and 1 using Bias mode 2.

4.2.1 S-Parameters




Figure 25 S-Parameters @ 1.8V in Gain 0 Bias 6 Mode





Figure 26 S-Parameters @ 1.8V in Gain 1 Bias 6 Mode






Figure 27 S-Parameters @ 1.8V in Gain 2 Bias 2 Mode




Figure 28 S-Parameters @ 1.8V in Gain 3 Bias 2 Mode





Figure 29 S-Parameters @ 1.8V in Gain 4 Bias 2 Mode






Figure 30 S-Parameters @ 1.8V in Gain 5 Bias 2 Mode




Figure 31 S-Parameters @ 1.8V in Gain 6 Bypass

4.2.2 Noise Figure Results

All NF measurements show the chip performance (de-embedded NF) at $T = 25^\circ\text{C}$, $\text{Power}_{\text{RF}} = -30 \text{ dBm}$ and $V_{\text{cc}} = 1.8\text{V}$ for Gain modes 2 through 5 using Bias mode 6 and Gain modes 0 and 1 using Bias mode 2.




Figure 32 Noise Figure @ 1.8V in Gain 0 Bias 6 Mode




Figure 33 Noise Figure @ 1.8V in Gain 1 Bias 6 Mode

De-embedded Noise Figure




Figure 34 Noise Figure @ 1.8V in Gain 2 Bias 2 Mode

De-embedded Noise Figure




Figure 35 Noise Figure @ 1.8V in Gain 3 Bias 2 Mode




Figure 36 Noise Figure @ 1.8V in Gain 4 Bias 2 Mode




Figure 37 Noise Figure @ 1.8V in Gain 5 Bias 2 Mode





Figure 38 Noise Figure @ 1.8V in Gain 6 Bypass

4.3 Configuration for 2300 – 2700 MHz



S-Parameter measurements are done from SMA connector to SMA connector at $T = 25^\circ\text{C}$, $\text{Power}_{\text{RF}} = -30 \text{ dBm}$ and $V_{\text{cc}} = 1.8\text{V}$ for Gain modes 2 through 5 using Bias mode 6 and Gain modes 0 and 1 using Bias mode 2.

4.3.1 S-Parameters





Figure 39 S-Parameters @ 1.8V in Gain 0 Bias 6 Mode






Figure 40 S-Parameters @ 1.8V in Gain 1 Bias 6 Mode




Figure 41 S-Parameters @ 1.8V in Gain 2 Bias 2 Mode





Figure 42 S-Parameters @ 1.8V in Gain 3 Bias 2 Mode






Figure 43 S-Parameters @ 1.8V in Gain 4 Bias 2 Mode




Figure 44 S-Parameters @ 1.8V in Gain 5 Bias 2 Mode




Figure 45 S-Parameters @ 1.8V in Gain 6 Bypass

4.3.2 Noise Figure Results

All NF measurements show the chip performance (de-embedded NF) at $T = 25^\circ\text{C}$, $\text{Power}_{\text{RF}} = -30 \text{ dBm}$ and $V_{\text{cc}} = 1.8\text{V}$ for Gain modes 2 through 5 using Bias mode 6 and Gain modes 0 and 1 using Bias mode 2.




Figure 46 Noise Figure @ 1.8V in Gain 0 Bias 6 Mode




Figure 47 Noise Figure @ 1.8V in Gain 1 Bias 6 Mode

De-embedded Noise Figure




Figure 48 Noise Figure @ 1.8V in Gain 2 Bias 2 Mode

De-embedded Noise Figure




Figure 49 Noise Figure @ 1.8V in Gain 3 Bias 2 Mode

De-embedded Noise Figure




Figure 50 Noise Figure @ 1.8V in Gain 4 Bias 2 Mode

De-embedded Noise Figure




Figure 51 Noise Figure @ 1.8V in Gain 5 Bias 2 Mode




Figure 52 Noise Figure @ 1.8V in Gain 6 Bypass

Abbreviations

EVB	Evaluation Board
LNA	Low Noise Amplifier
PCB	Printed Circuit Board
RF	Radio-Frequency
MIPI	Mobile Industry Processor Interface
SMA	Subminiature Connector
VNA	Vector Network Analyzer
DUT	Device Under Test
GND	Ground

References

More information about the PCB Layout (footprints, schematics, Altium projects), standard S-Parameters and Noise Figure as well as the datasheets can be found [here](#).

Revision history

Document version	Date of release	Description of changes
V1.0	2022-10-26	Final User Guide

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-04-27

Published by

Infineon Technologies AG

81726 Munich, Germany

**© 2022 Infineon Technologies AG.
All Rights Reserved.**

**Do you have a question about this
document?**

Email: erratum@infineon.com

**Document reference
AppNote Number**

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Infineon](#):

[EVALBGA9H1MN9TOBO1](#)