

Multi-CAN Power+ System Basis Chip








1 Overview

Features


- SMPS with integrated switches up to 750 mA (DC/DC buck) with 3.3 V output voltage
- DC/DC Boost converter for low $V_{\rm sup}$ supply voltage with integrated switch at 6.5 V, 8 V, 10 V and 12 V



- Very low quiescent current consumption in Stop and Sleep Mode
- Four CAN Transceivers compliant to CAN Flexible Data-rate (FD)
- ISO 11898-2: 2016 standard up to 5 Mb
- Partial Networking (PN) support
- One universal High-Voltage Wake Input for voltage level monitoring including wake up capability
- Cyclic wake feature via an integrated timer
- Reset Output to ensure stable supply to the MCU
- Fail Output to activate external load in case of system malfunctions are detected
- Output voltage supervision functions in all output supply voltages
- Fast Battery Voltage Monitoring Feature
- 16-bit Serial Perpheral Interface (SPI)
- · Overtemperature and short circuit protection feature
- Wide input voltage and temperature range
- Software Compatibility to other SBC family members for the TLE926x and TLE927x families
- Green Product (RoHS compliant) & AEC Qualified
- 7 × 7 mm PG-VQFN-48 package

Potential applications

- Gateways
- Body control modules
- Driver assistance
- Chasis control



Multi-CAN Power+ System Basis Chip



Overview

Product validation

Qualified for automotive applications. Product validation according to AEC-Q100/101.

Description

Infineon's TLE9278-3BQX V33 offers the highest level of integration at smallest footprint for automotive applications requiring multiple channels of CAN transceivers like gateways and high-end Body Control Modules (BCM). A high-efficient Switch Mode Power Supply (SMPS) buck regulator provides an external 3.3 V output voltage at up to 750 mA while an additional DC/DC boost converter supports applications or conditions at low supply input voltages. The device is controlled and monitored via a 16-bit Serial Peripheral Interface (SPI). Additional features include a time-out/window watchdog circuit with reset, fail output and undervoltage reset. The device offers low-power modes in order to support applications that are connected permanently to the battery. A wake-up from the low-power mode is possible via a message on the buses, via the bi-level sensitive monitoring/wake-up input as well as via the timer. The TLE9278-3BQX V33 is offered in a very small footprint, exposed pad PG-VQFN-48 (7 × 7 mm) power package.

Туре	Package	Marking
TLE9278-3BQX V33	PG-VQFN-48	TLE9278-3BQXV33

TLE9278-3BQX V33 Multi-CAN Power+ System Basis Chip



Table of Contents

1	Overview	1
	Features	1
	Potential applications	1
	Product validation	2
	Description	
	Table of Contents	
2	Block Diagram	
	-	
3	Pin Configuration	
3.1 3.2	Pin Assignment	
3.2 3.3	Pin Definitions and Functions	
4	General Product Characteristics	
4.1	Absolute Maximum Ratings	
4.2	Functional Range	
4.3	Thermal Resistance	
4.4	Current Consumption	15
5	System Features	
5.1	State Machine Description and SBC Mode Control	19
5.1.1	Device Configuration and SBC Init Mode	
5.1.1.1	Supply and Power up configurability	
5.1.1.2	Watchdog trigger failure configuration	
5.1.1.3	SBC Init Mode	
5.1.2	SBC Normal Mode	
5.1.3	SBC Stop Mode	
5.1.4	SBC Sleep Mode	
5.1.5	SBC Restart Mode	
5.1.6	SBC Fail-Safe Mode	
5.1.7	SBC Development Mode	
5.2	Wake Features	
5.2.1	Cyclic Wake	
5.2.2 5.3	Internal Timer	
5.3 5.3.1	CAN Partial Networking	
5.3.2	CAN Partial Networking - Selective Wake Feature	
5.3.2.1	Activation of SWK	
5.3.2.2	Wake-up Pattern (WUP)	
5.3.2.3	Wake-up Frame (WUF)	
5.3.2.4	CAN Protocol Error Counter	
5.3.3	Diagnoses Flags	
5.3.3.1	PWRON/RESET-FLAG	
5.3.3.2	BUSERR-Flag	
5.3.3.3	TxD Dominant Time-out flag	
5.3.3.4	WUP_x Flag	
	3	

Multi-CAN Power+ System Basis Chip



5.3.3.5	WUF Flag (WUF_x)	35
5.3.3.6	SYSERR Flag (SYSERR_x)	35
5.3.3.7	Configuration Error	36
5.3.3.8	CAN BUS Time-out-Flag (CANTO_x)	36
5.3.3.9	CAN BUS Silence-Flag (CANSIL_x)	36
5.3.3.10	SYNC-FLAG (SYNC_x)	36
5.3.3.11	SWK_SET FLAG (SWK_SET_x)	36
5.3.4	SBC Modes for Selective Wake (SWK)	37
5.3.4.1	SBC Normal Mode with SWK	37
5.3.4.2	SBC Stop Mode with SWK	38
5.3.4.3	SBC Sleep Mode with SWK	
5.3.4.4	SBC Restart Mode with SWK	40
5.3.4.5	SBC Fail-Safe Mode with SWK	41
5.3.5	Wake-up	
5.3.6	Configuration for SWK	41
5.3.7	CAN Flexible Data Rate (CAN FD) Tolerant Mode	42
5.3.8	Clock and Data Recovery	43
5.3.8.1	Configuring the Clock Data Recovery for SWK	43
5.3.8.2	Setup of Clock and Data Recovery	43
5.3.9	Electrical Characteristics	45
6	DC/DC Regulator	47
6.1	Block Description	
6.1.1	Functional Description of the Buck Converter	
6.1.1.1	Startup Procedure (Soft Start)	
6.1.1.2	Buck regulator Status register	
6.1.1.3	External components	
6.1.2	Functional Description of the Boost Converter	
6.1.2.1	Boost Regulator Status register	
6.1.2.2	External Components	
6.2	Power Scenarios	
6.2.1	Buck behavior in SBC Normal Mode	52
6.2.2	Buck behavior in SBC Stop Mode	
6.2.2.1	Automatic Transition from PFM to PWM in SBC Stop Mode	52
6.2.2.2	Manual Transition from PFM to PWM in SBC Stop Mode	
6.2.2.3	SBC Stop to Normal Mode transition	
6.2.3	Buck behavior in SBC Sleep or Fail Safe Mode	
6.2.3.1	SBC Sleep/Fail Safe Mode to SBC Normal Mode transition	
6.3	Electrical Characteristics	
7	External Voltage Regulator	
7.1		
7.1 7.2	Block Description	
7.2.1	Functional Description	
7.2.1 7.3	External Components	
7.4	·	
	Calculation of R _{SHUNT}	
7.5		
7.6	Electrical Characteristics	ЮΤ

Multi-CAN Power+ System Basis Chip



8	High Speed CAN Transceiver	63
8.1	Block Description	63
8.2	Functional Description	63
8.2.1	CAN OFF Mode	65
8.2.2	CAN Normal Mode	
8.2.3	CAN Receive Only Mode	65
8.2.4	CAN Wake Capable Mode	66
8.2.5	TXD Time-out Feature	
8.2.6	Bus Dominant Clamping	67
8.2.7	Undervoltage Detection	67
8.3	Electrical Characteristics	68
9	Wake Input	75
9.1	Features	. 75
9.2	Functional Description	75
9.2.1	Wake Input Configuration	76
9.3	Electrical Characteristics	. 78
10	Interrupt Function	79
10.1	Block and Functional Description	
10.2	Electrical Characteristics	
11	Fail Output	82
11.1	Functional Description	
11.2	Electrical Characteristics	
	Supervision Functions	
12 12.1	Reset Function	
12.1 12.1.1	Reset Output Description	
12.1.1	Soft Reset Description	
12.1.2	Watchdog	
12.2.1	Time-Out Watchdog	
12.2.2	Window Watchdog	
12.2.3	Checksum	
12.2.4	Watchdog during Stop Mode	
12.2.4.1	Watchdog Start in SBC Stop Mode due to BUS Wake	
12.3	$V_{\rm S}$ Power ON Reset	
12.4	Measurement Interface	
12.5	Fast Battery Voltage Monitoring	
12.6	VBSENSE Boost deactivation	
12.7	VIO Undervoltage and Undervoltage Prewarning	
12.8	VIO Overvoltage	
12.9	VIO Short Circuit	
12.10	VEXT Undervoltage	
12.11	Thermal Protection	
12.11.1	Temperature Prewarning	
12.12	Electrical Characteristics	
13	Serial Peripheral Interface	100
13.1	SPI Protocol Description	
13.2	Failure Signalization in the SPI Data Output	
	- ·	

Multi-CAN Power+ System Basis Chip



13.3	SPI Programming	103
13.4	SPI Bit Mapping	105
13.4.1	SPI Mapping Structure	105
13.4.2	SPI Register Banking	105
13.4.3	SPI Mapping Tables	106
13.5	SPI Control Registers	108
13.5.1	General Control Registers	109
13.5.2	Selective Wake Control Registers	124
13.5.3	Selective Wake Trimming and Calibration Control Registers	145
13.6	SPI Status Information Registers	153
13.6.1	General Status Registers	154
13.6.2	Selective Wake Status Registers	167
13.6.3	Family and Product Information Register	183
13.7	Electrical Characteristics	184
14	Application Information	186
14.1	Application Diagram	186
14.2	ESD Tests	189
14.3	Thermal Behavior of Package	190
15	Package Outlines	191
16	Revision History	192

6



Block Diagram

2 Block Diagram





Figure 1 Block Diagram





Pin Configuration

3 Pin Configuration

3.1 Pin Assignment




Figure 2 Pin Configuration TLE9278-3BQX V33

Multi-CAN Power+ System Basis Chip



Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	CANH0	CAN High 0 Bus Pin.
2	CANL0	CAN Low 0 Bus Pin.
3	GND	Ground. CAN0 and CAN1 common ground.
4	CANL1	CAN Low 1 Bus Pin.
5	CANH1	CAN High 1 Bus Pin.
6	GND	Ground. Analog GND.
7	CANH2	CAN High 2 Bus Pin.
8	CANL2	CAN Low 2 Bus Pin.
9	GND	Ground. CAN2 and CAN3 common ground.
10	CANL3	CAN Low 3 Bus Pin.
11	CANH3	CAN High 3 Bus Pin.
12	PCFG	Configuration pin. For power up hardware configuration (refer to Chapter 5.1.1)
13	TXDCAN0	Transmit CANO.
14	RXDCAN0	Receive CANO.
15	TXDCAN1	Transmit CAN1.
16	RXDCAN1	Receive CAN1.
17	TXDCAN2	Transmit CAN2.
18	RXDCAN2	Receive CAN2.
19	VCAN	Supply Input for internal HS-CAN modules.
20	TXDCAN3	Transmit CAN3.
21	RXDCAN3	Receive CAN3.
22	VCC1	Buck Regulator. Input feedback for Buck Converter.
23	VIO	I/O voltage supply, reference voltage for over-/undervoltage monitoring (see Chapter 5.1.1).
24	RSTN	Reset Output. Active LOW, internal pull-up.
25	INTN	Interrupt Output. Active LOW.
26	GND	Ground. Buck regulator ground.
27	BCKSW	Buck regulator switch node output.
28	n.c.	not connected. Not bondend internally.
29	VS	Buck Supply Voltage. Connected to Battery Voltage or Boost output voltage with reverse protection diode. Use a filter against EMC in case that the Boost is not used.
30	VS	Buck Supply Voltage. Connected to Battery Voltage or Boost output voltage with reverse protection diode. Use a filter against EMC in case that the Boost is not used.
31	n.c.	not connected. Not bondend internally.
32	GND	Ground. Boost regulator ground.
33	GND	Ground. Boost regulator ground.

Multi-CAN Power+ System Basis Chip



Pin Configuration

Pin	Symbol	Function
34	n.c.	not connected. Not bondend internally.
35	BSTD	Boost Transistor Drain. Connected between inductor and diode for boost functionality (refer to Chapter 14.1 for additional information). Connect to ground if the Boost regulator is not used.
36	BSTD	Boost Transistor Drain. Connected between inductor and diode for boost functionality (refer to Chapter 14.1 for additional information). Connect to ground if the Boost regulator is not used.
37	CSN	SPI Chip Select Not Input.
38	SDO	SPI Data Output. Out of SBC (=MISO).
39	SDI	SPI Data Input. Into SBC (=MOSI).
40	CLK	SPI Clock Input.
41	GND	Ground. Common digital ground.
42	WK	Wake Input.
43	VBSENSE	Battery Voltage Monitoring Input.
44	VEXTIN	Input Supply Voltage for VEXT. Connected to Battery Voltage with Reverse Protection Diode and Filter against EMC.
45	VEXTSH	VEXTSH. Emitter connection for external PNP, shunt connection to VEXTIN.
46	VEXTB	VEXTB. Base connection for external PNP.
47	VEXTREF	VextREF. Collector connection for external PNP, reference input.
48	FO/TEST	Fail Output. active LOW, open-drain; TEST. Connect to GND to activate SBC Development Mode; Integrated pull-up resistor. Connect to VS with a pull-up resistor or leave open for normal operation.
Cooling Tab	GND	Cooling Tab - Exposed Die Pad; For cooling purposes only, do not use as an electrical ground. ¹⁾

¹⁾ The exposed die pad at the bottom of the package allows better power dissipation of heat from the SBC via the PCB. The exposed die pad is not connected to any active part of the IC and can be left floating or it can be connected to GND (recommended) for the best EMC performance.

Note: All VS pins must be connected to battery potential or insert a reverse polarity diodes where required; All GND pins as well as the Cooling Tab must be connected to one common GND potential.

Multi-CAN Power+ System Basis Chip



Pin Configuration

3.3 Unused Pins

It must be ensured that the correct configurations are also selected, i.e. in case functions are not used that they are disabled via SPI:

- CANHx, CANLx, TXDCANx, RXDCANx: leave pins open.
- · BSTD: connect to GND.
- WK: connect to GND and disable WK input via SPI.
- RSTN / INTN: leave open.
- FO/TEST: connect to GND during power-up to activate SBC Development Mode; connect to VS or leave open for normal user mode operation.
- VBSENSE: connect to VS in case that Fast Battery Voltage Monitoring and Boost deactivation features are not used and keep them disabled.
- VEXT: See Chapter 7.5.
- n.c.: leave open.
- Unused pins routed to an external connector which leaves the ECU should feature a zero ohm jumper (depopulated if unused) or ESD protection.

infineon

General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 1 Absolute Maximum Ratings¹⁾

 $T_{\rm j}$ = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Voltages	•				•		
Supply Voltage VS and VEXTIN pin	V _{S1, max}	-0.3	-	28	V	_	P_4.1.1
Supply Voltage VS and VEXTIN pin	V _{S2, max}	-0.3	-	40	V	Load Dump, max. 400 ms	P_4.1.2
Boost drain Voltage BSTD pin	V _{BSTD2, max}	-0.3	-	28	V	_	P_4.1.3
Boost drain Voltage BSTD pin	V _{BSTD2, max}	-0.3	-	40	V	Load Dump, max. 400 ms	P_4.1.4
Buck switch BCKSW pin	V _{BCKSW, max}	-0.3	_	V _S + 0.3	V	_	P_4.1.8
Buck Regulator feedback, pin VCC1	V _{CC1, max}	-0.3	-	5.5	V	_	P_4.1.9
External Voltage Regulator (VEXTREF)	V _{EXTREF, max}	-0.3	-	28	V	V _{EXTREF} = 40 V for Load Dump, max. 400 ms	P_4.1.26
External Voltage Regulator (VEXTB)	V _{EXTB, max}	-0.3	-	V _{EXTIN} + 10	V	V _{EXTB} = 40 V for Load Dump, max. 400 ms	P_4.1.27
External Voltage Regulator (VEXTSH)	V _{EXTSH, max}	<i>V</i> _{EXTIN} - 0.3	-	V _{EXTIN} + 0.3	V	-	P_4.1.11
Battery Voltage Monitoring	V _{VBSENSE} ,	-18	-	40	V	-	P_4.1.12
Wake Input	V _{WK, max}	-0.3	_	40	V	-	P_4.1.13
Fail Pins FO/TEST	V _{HV, max}	-0.3	_	40	V	-	P_4.1.14
Interrupt/Configuration Pin INTN	V _{INTN, max}	-0.3	-	5.5	V	_	P_4.1.15
Configuration Pin PCFG	$V_{PCFG,max}$	-0.3	-	40	V	_	P_4.1.25
Configuration Pin VIO	V _{VIO, max}	-0.3	-	5.5	V	-	P_4.1.28
CANH, CANL	$V_{\rm BUS,max}$	-40	-	40	V	-	P_4.1.16
Digital Input / Output pin's	$V_{\text{IO, max}}$	-0.3	_	5.5	V	_	P_4.1.17
VCAN Input Voltage	V _{VCAN, max}	-0.3	-	5.5	V	-	P_4.1.18
Maximum Differential CAN Bus Voltage	V _{CAN_DIFF} ,	-5	-	10	V	-	P_4.1.30

Multi-CAN Power+ System Basis Chip



General Product Characteristics

Table 1 Absolute Maximum Ratings¹⁾ (cont'd)

 $T_{\rm j}$ = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol Values		5	Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition	
Temperatures	1	I	-				
Junction Temperature	T _i	-40	-	150	°C	_	P_4.1.19
Storage Temperature	$T_{\rm stg}$	-55	-	150	°C	_	P_4.1.20
ESD Susceptibility			•		•		
ESD Resistivity to GND	$V_{\rm ESD}$	-2	-	2	kV	HBM ²⁾	P_4.1.21
ESD Resistivity to GND, CANH, CANL	V _{ESD}	-8	-	8	kV	HBM ²⁾³⁾	P_4.1.22
ESD Resistivity to GND	V_{ESD}	-500	-	500	V	CDM ⁴⁾	P_4.1.23
ESD Resistivity Pin 1, 12,13,24,25,36,37,48 (corner pins) to GND	V _{ESD1,12,13,2} 4,25,36,37,48	-750	-	750	V	CDM ⁴⁾	P_4.1.24

- 1) Not subject to production test, specified by design.
- 2) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001 (1.5 k Ω , 100 pF).
- 3) ESD "GUN" Resistivity with ± 6 KV (according to IEC61000-4-2 "GUN test" (300 Ω , 150 pF)) it is shown in Application Information and test will be provided from IBEE institute.
- 4) ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101 or ESDA STM5.3.1, usually not tested but rather ESD SDM.

Notes

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

Multi-CAN Power+ System Basis Chip



General Product Characteristics

4.2 Functional Range

Table 2 Functional Range

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Supply Voltage	$V_{S,func}$	V_{POR}	-	28	V	¹⁾ V _{POR} see section Chapter 12.12	P_4.2.1
CANx Supply Voltage	V_{CAN}	4.75	_	5.25	V	-	P_4.2.2
SPI frequency	f _{SPI}	-	-	4	MHz	see Chapter 13.7 for $f_{\rm SPI,max}$	P_4.2.3
Junction Temperature	T _j	-40	_	150	°C	-	P_4.2.4

¹⁾ Including Power-On Reset, Over- and Undervoltage Protection.

Note:

Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

Device Behavior Outside of Specified Functional Range:

- $28 \text{ V} < V_{\text{S,func}} < 40 \text{ V}$: Device will still be functional; the specified electrical characteristics might not be ensured anymore. The absolute maximum ratings are not violated. However, a thermal shutdown might occur due to high power dissipation.
- $V_{\text{CAN}} < 4.75 \text{ V}$: The undervoltage bit **VCAN_UV** will be set in the SPI register **BUS_STAT_0** and the transmitter will be disabled as long as the UV condition is present.
- 5.25 V < V_{CAN} < 5.5 V: CANx transceiver still functional. However, the communication might fail due to outof-spec operation.
- V_{POR,f} < V_S < 5.5 V: Device will be still functional; the specified electrical characteristics might not be ensured anymore:
 - The voltage regulators will enter the low-drop operation mode.
 - VIO_UV reset could be triggered depending on the VRTx settings.

Multi-CAN Power+ System Basis Chip



General Product Characteristics

Thermal Resistance 4.3

Thermal Resistance¹⁾ Table 3

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Junction to Soldering Point	R _{thJSP}	-	7	-	K/W	Exposed Pad	P_4.3.1
Junction to Ambient	R_{thJA}	_	33	_	K/W	2)	P_4.3.2

¹⁾ Not subject to production test, specified by design.

4.4 **Current Consumption**

Current Consumption Table 4

Current consumption values are specified at $T_{\rm j}$ = 25°C, $V_{\rm S}$ = 13.5 V, all outputs open (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
SBC Normal Mode				<u> </u>	- 11:		
Normal Mode current consumption	I _{Normal}	-	10	16	mA	V_S = 5.5 V to 28 V; T_j = -40°C to +150°C; BOOST/VEXT/CANX= OFF	P_4.4.1
SBC Stop Mode							
Stop Mode current Consumption	I _{Stop,25}	-	55	70	μА	1) Buck in PFM BOOST/VEXT = OFF; No load on VCC1 VBSENSE_EN = 0 _B CANx/WK not wake capable Watchdog = OFF	P_4.4.2
Stop Mode current Consumption, $T_j = 85^{\circ}\text{C}$	I _{Stop,85}	-	95	-	μА	²⁾ T_j = 85°C; Buck in PFM BOOST/VEXT = OFF; No load on VCC1 VBSENSE_EN = 0 _B CANx/WK not wake capable Watchdog = OFF	P_4.4.3
SBC Sleep Mode					'		11
Sleep Mode current consumption	I _{Sleep,25}	-	30	50	μА	BOOST/VEXT = OFF; VBSENSE_EN = 0 _B CANx/WK not wake capable	P_4.4.4

²⁾ According to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board for 1.5 W. Board: $76.2 \times 114.3 \times 1.5 \text{ mm}^3$ with 2 inner copper layers (35 µm thick), with thermal via array under the exposed pad . Top and bottom layers are 70 μm thick.

Multi-CAN Power+ System Basis Chip



General Product Characteristics

Table 4 **Current Consumption** (cont'd)

Current consumption values are specified at $T_{\rm j}$ = 25°C, $V_{\rm S}$ = 13.5 V, all outputs open (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or	Number	
		Min. Typ.		Max.		Test Condition		
Sleep Mode current consumption, $T_j = 85^{\circ}$ C	sion, $T_j = 85^{\circ}\text{C}$ $BOOST/VEXT = OFF;$ $VBSENSE_EN = 0_B$ $CANx/WK \text{ not wake}$ $capable$		P_4.4.5					
Feature Incremental Currer	nt Consumpt	ion						
Current consumption per CAN module, recessive state	I _{CAN,rec}	_	2	3	mA	SBC Normal Mode; CAN Normal Mode; $V_{\text{CAN}} = 5 \text{ V};$ $V_{\text{TXDCAN}} = V_{\text{IO}};$ no RL on CANx	P_4.4.6	
Current consumption per CAN module, dominant state	I _{CAN,dom}	_	3	4.5	mA	²⁾ SBC Normal Mode; CAN Normal Mode; $V_{\text{CAN}} = 5 \text{ V};$ $V_{\text{TXDCAN}} = \text{GND};$ no RL on CANx	P_4.4.7	
Current consumption per CAN module, Receive Only Mode, SBC Normal Mode	I _{CAN,RcvOnly,N}	-	0.4	0.6	mA	²⁾ CAN Receive Only Mode; $V_{\text{CAN}} = 5 \text{ V}$; $V_{\text{TXDCAN}} = V_{\text{IO}}$; no RL on CANx	P_4.4.8	
Current consumption per CAN module, Receive Only Mode, SBC Stop Mode	I _{CAN,RcvOnly,St}	-	1	1.4	mA	²⁾ CAN Receive Only Mode; $V_{\text{CAN}} = 5 \text{ V}$; $V_{\text{TXDCAN}} = V_{\text{IO}}$; no RL on CANx	P_4.4.25	
Current consumption during CAN Partial Networking frame detect mode for one CAN module	I _{CAN,SWK,25}	-	700	790	μА	2)3)4) T_j = 25°C; VEXT = OFF; WK not wake capable; CAN SWK wake capable, SWK Receiver enabled, WUF detect; no RL on CANx	P_4.4.9	
Current consumption during CAN Partial Networking frame detect mode for one CAN module	I _{CAN,SWK,85}	-	750	830	μΑ	2)3)4) T_j = 85°C; VEXT= OFF; WK not wake capable; CAN SWK wake capable, SWK Receiver enabled, WUF detect; no RL on CANx	P_4.4.10	

Multi-CAN Power+ System Basis Chip



General Product Characteristics

Table 4 Current Consumption (cont'd)

Current consumption values are specified at T_j = 25°C, V_S = 13.5 V, all outputs open (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note or	Number	
		Min.	Min. Typ. Max.			Test Condition		
Current consumption during CAN Partial Networking frame detect mode per additional CAN module	I _{CAN,SWK2,25}	-	250	300	μΑ	²⁾ T _j = 25°C; SBC Stop Mode; VEXT = OFF; WK not wake capable; CAN SWK wake capable, WUF detect; no RL on CANx	P_4.4.22	
Current consumption for WK wake capability	I _{Wake,WK,25}	_	0.5	1.5	μΑ	⁴⁾⁵⁾ SBC Sleep Mode; CANx = OFF	P_4.4.11	
Current consumption for WK wake capability $T_j = 85$ °C	I _{Wake,WK,85}	_	2.0	4.0	μΑ	$T_j = 85$ °C; CANx = OFF	P_4.4.12	
Current consumption for CAN wake capability	I _{Wake,CAN,25}	-	4.5	6	μΑ	1)4) SBC Sleep Mode; WK = OFF t _{SILENCE} expired	P_4.4.13	
Current consumption for CAN wake capability	I _{Wake,CAN,85}	-	6	10	μА	1)2)4) SBC Sleep Mode; $T_j = 85^{\circ}\text{C};$ WK = OFF $\mathbf{t}_{\text{SILENCE}}$ expired	P_4.4.14	
Current consumption for VEXT in SBC Sleep Mode	I _{Sleep,VEXT,25}	-	45	60	μΑ	⁴⁾ SBC Sleep Mode; VEXT = ON (no load); CANx / WK = OFF	P_4.4.15	
Current consumption for VEXT in SBC Sleep Mode, $T_j = 85^{\circ}\text{C}$	I _{Sleep,VEXT,85}	-	55	70	μА	$T_j = 85^{\circ}\text{C}$; VEXT = ON (no load); CANx / WK = OFF	P_4.4.16	
Current consumption for cyclic wake function	I _{Stop,C25}	_	20	26	μΑ	4)6) SBC Stop Mode; WD = OFF	P_4.4.17	
Current consumption for cyclic wake function, $T_j = 85^{\circ}\text{C}$	I _{Stop,C85}	-	24	35	μΑ	$T_j = 85$ °C; WD = OFF	P_4.4.18	
Current consumption for watchdog active in Stop Mode	I _{Stop,WD25}	-	20	26	μА	²⁾ SBC Stop Mode; Watchdog running	P_4.4.19	
Current consumption for watchdog active in Stop Mode	I _{Stop,WD85}	-	24	35	μΑ	$^{2)}$ SBC Stop Mode; $T_{\rm j}$ = 85°C; Watchdog running	P_4.4.20	
Current consumption for active fail output (FO)	I _{Stop,FO}	-	0.5	1.5	mA	²⁾ All SBC Modes; $T_j = 25$ °C; FO = ON (no load);	P_4.4.21	

Multi-CAN Power+ System Basis Chip



General Product Characteristics

Table 4 **Current Consumption** (cont'd)

Current consumption values are specified at $T_i = 25$ °C, $V_S = 13.5$ V, all outputs open (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number	
		Min. Typ. Max.			Test Condition			
Current consumption Fast Battery Monitoring in SBC Stop Mode	I _{Stop,FBM}	-	5	-	μΑ	²⁾ SBC Stop Modes; VBSENSE_EN = 1 _B T_i = 25°C;	P_4.4.30	
Additional V _S current consumption with Boost Module Active	I _{BOOST,ON}	-	10	20	mA	2) SBC Normal / Stop Modes; $V_{\text{BSTx}} < V_{\text{S}} < V_{\text{BST,thx}}$ BOOST_EN = 1 _B ;	P_4.4.31	

- 1) Current consumption for CANx transceiver and WK input to be added if set to be wake capable or receiver only.
- 2) Not subject to production test, specified by design.
- 3) Current consumption adder applies during WUF detection (frame detect mode) when CAN Partial Networking is activated. The current consumption will be reduced per module when multiple CAN transceivers are activated for SWK.
- 4) Current consumption adders of features defined for SBC Sleep Mode also apply for SBC Stop Mode and vice versa (unless otherwise specified).
- 5) No pull-up or pull-down configuration selected.
- 6) Cyclic wake configuration: Timer with 20 ms period.

Multi-CAN Power+ System Basis Chip



System Features

5 System Features

This chapter describes the system features and behavior of the TLE9278-3BQX V33:

- · State machine and SBC mode control.
- · Device configurations.
- State of supply and peripherals.
- · Wake features.
- Supervision and diagnosis functions.

The System Basis Chip is controlled via a 16-bit SPI interface. A detailed description can be found in **Chapter 13**. The configuration as well as the diagnosis is handled via the SPI. The SPI mapping of the TLE9278-3BQX V33 is compatible to other devices of TLE926x and TLE927x family.

The System Basis Chip (SBC) offers six operating modes:

- SBC Init Mode: power-up of the device and after soft reset.
- SBC Normal Mode: the main operating mode of the device.
- SBC Stop Mode: the first-level power saving mode with the main voltage regulator enabled.
- SBC Sleep Mode: the second-level power saving mode with Buck regulator disable.
- SBC Restart Mode: an intermediate mode after a wake event from SBC Sleep or SBC Fail-Safe Mode or after
 a failure (e.g. WD failure in config 1/3) to bring the microcontroller into a defined state via a reset. Once the
 failure condition is not present anymore, the device will automatically change to SBC Normal Mode after a
 delay time (t_{RD1}).
- SBC Fail-Safe Mode: a safe-state mode after critical failures (e.g. TSD2 thermal shutdown) to bring the system into a safe state and to ensure a proper restart of the system. Buck regulator is disabled.

A special mode called SBC Development Mode is available during software development or debugging of the system. All of the operating modes mentioned above can be accessed in this mode. However, the watchdog counter is stopped and does not need to be triggered. This mode can be accessed by setting the TEST pin to GND during SBC Init Mode.

5.1 State Machine Description and SBC Mode Control

The different SBC Modes are selected via SPI by setting the respective SBC MODE bits in the register M S CTRL.

The SBC MODE bits are cleared when going trough SBC Restart Mode, so the current SBC mode is always shown.

Figure 3Figure 4 shows the SBC State Diagram.



System Features




Figure 3 State Diagram showing the SBC Operating Modes



System Features




Figure 4 State Diagram showing the SBC Operating Modes

Multi-CAN Power+ System Basis Chip



System Features

5.1.1 Device Configuration and SBC Init Mode

The SBC Init Mode is the mode where the hardware configuration of the SBC is stored and where the microcontroller finishes the initialization phase.

The SBC starts up in SBC Init Mode after crossing the power-on reset $V_{POR,r}$ threshold (see also **Chapter 12.3**) and the watchdog will start with a long open window (t_{LW} typical 200ms) after the RSTN is released. During this power-on phase following configurations are stored in the device:

- · Supply and Power up configurability.
- The device behavior regarding a watchdog trigger failure and a VIO overvoltage condition is determined by the external circuitry on the INTN pin (see below).
- The selection of the normal device operation or the SBC Development Mode (watchdog disabled for debugging purposes) will be set depending on the voltage level of the FO/TEST pin (see also Chapter 5.1.7).

5.1.1.1 Supply and Power up configurability

The pin VIO of TLE9278-3BQX V33 has to be connected to VCC1. The pin PCFG can be left open or connected to GND.

The **Table 5** shows the only allowed combinations and related behavior.

Table 5 Supply and power up Configurability

VCC1 Output Voltage	PCFG pin	VIO Supply	μC Supply	VEXT Output voltage	VEXT Behavior	Supervision Functions
$V_{\rm CC1} = 3.3 \text{ V}$	Open	VCC1	VCC1	Configurable via SPI using VEXT_VCFG	SPI configurable, OFF after Power Up	Supervision functions on VIO with 3.3 V level; VREG_UV SPI status bit active
$V_{\rm CC1} = 3.3 \rm V$	GND	VCC1	VCC1	Configurable via SPI using VEXT_VCFG	SPI configurable, OFF after Power Up	Supervision functions on VIO with 3.3 V level; VREG_UV SPI status bit active

Note: VIO can be connected only to VCC1.

5.1.1.2 Watchdog trigger failure configuration

There are four different device configurations (**Table 6**) available defining the watchdog failure and the VIO overvoltage behavior. The configurations can be selected via the external connection on the INTN pin and the SPI bit **CFG2** in the **HW_CTRL_0** register (see also **Chapter 13.4**):

- A watchdog trigger failures leads to SBC Restart Mode (Config 1/3) and depending on CFG2 the Fail Output (FO) are activated after the 1st or 2nd watchdog trigger failure;
 If VIO_OV_RST is set and in Config 1/3, then SBC Restart Mode will be entered in case of VIO_OV and the FO is activated.
- A watchdog trigger failures leads to SBC Fail-Safe Mode (Config 2/4) and depending on CFG2 the Fail
 Output (FO) are activated after the 1st or 2nd watchdog trigger failure. The first watchdog trigger failure in
 Config 4 will lead to SBC Restart Mode;

Multi-CAN Power+ System Basis Chip



System Features

If **VIO_OV_RST** is set and in Config 2/4, then SBC Fail-Safe Mode will be entered in case of **VIO_OV** and the FO is activated.

The respective device configuration can be identified by reading the SPI bits **CFG2_STATE** and **CFG1_STATE** in the **WK_LVL_STAT** register.

Table 6 Watchdog Trigger Failure Configuration

Config	Event	FO Activation	SBC Mode Entry	SPI Bit CFG2	INTN Pin (CFG1_STATE)
1	1 × Watchdog Failure	after 1st WD Failure	SBC Restart Mode	1	External pull-up
2	1 × Watchdog Failure	after 1st WD Failure	SBC Fail-Safe Mode	1	No ext. pull-up
3	2 × Watchdog Failure	after 2nd WD Failure	SBC Restart Mode	0	External pull-up
4	2 × Watchdog Failure	after 2nd WD Failure	SBC Fail-Safe Mode	0	No ext. pull-up

The respective configuration will be stored for all conditions and can only be changed by powering down the device $(V_S < \mathbf{V}_{POR,f})$.

Table 7 shows the possible SBC hardware configurations.

Table 7 SBC Configuration

Configuration	Description	FO/Test Pin	INTN Pin (CFG1_ST ATE)	CFG2_STA TE	CFG1_STA TE
Config 0	SBC Development Mode: no reset is triggered in case of watchdog trigger failure. After the Power Up, one arbitrary SPI command must be sent.	0	-	X	Х
Config 1	After missing the WD trigger for the first time, the state of VCC1 remains unchanged, FO pin is active, SBC in Restart Mode	Open or >V _{TEST,H}	External pull-up to V_{10}	1	1
Config 2	After missing the WD trigger for the first time,VCC1 turns OFF, FO pin are active, SBC in Fail-Safe mode	Open or >V _{TEST,H}	Open or GND	1	0
Config 3	After missing the WD trigger for the second time, the state of VCC1 remains unchanged, FO pin is active, SBC in Restart Mode	Open or >V _{TEST,H}	External pull-up to V_{10}	0	1
Config 4	After missing the WD trigger for the second time, VCC1 turns OFF, FO pin is active, SBC in Fail-Safe mode	Open or >V _{TEST,H}	Open or GND	0	0

In case of 3 consecutive resets due to WD fail, it is possible in Config 1 and 3 not to generate additional reset by setting the MAX_3_RST on WD_CTRL.

Figure 5 shows the timing diagram of the hardware configuration selection. The hardware configuration is defined during SBC Init Mode. The INTN pin is internally pulled LOW with a weak pull-down resistor during the reset delay time t_{RD1} , i.e. after VIO crosses the reset threshold VRT1 and before the RSTN pin goes HIGH. The

Multi-CAN Power+ System Basis Chip



System Features

INTN pin is monitored during this time and the configuration (depending on the voltage level at INTN) is read and stored at the rising edge of RSTN (with a filter time of \mathbf{t}_{CEG} F).




Figure 5 Hardware Selection Timing Diagram

Note:

If the **POR** bit is not cleared then the internal pull-down resistor will be reactivated every time RSTN is pulled LOW the configuration will be updated at the rising edge of RSTN. Therefore it is recommended to clear the **POR** bit right after initialization.

5.1.1.3 SBC Init Mode

In SBC Init Mode, the device waits for the microcontroller to finish its startup and initialization sequence. In the SBC Init Mode any SPI command will bring the SBC to SBC Normal Mode. During the long open window the watchdog has to be triggered. Thereby the watchdog will be automatically configured. A missing watchdog trigger during the long open window will cause a watchdog failure and the device will enter SBC Restart Mode.

Wake events are ignored during SBC Init Mode and will therefore be lost.

Note: Any SPI command will bring the SBC to SBC Normal Mode even if non-valid (see **Chapter 13.2**).

Note: For a safe start-up, it is recommended to use the first SPI command to trigger and to configure the watchdog (see **Chapter 12.2**).

Note: At power up, no VIO_UV will be issued nor will FO be triggered as long as VIO is below the V_{RT1} threshold and V_S is below the VIO short circuit detection threshold $V_{S,UV}$. The RSTN pin will be kept low as long as VIO is below the selected V_{RT1} threshold. As soon as the VIO is higher than V_{RT1} , the RSTN is released after t_{RD1} .

Multi-CAN Power+ System Basis Chip



System Features

5.1.2 SBC Normal Mode

The SBC Normal Mode is the standard operating Mode for the SBC. All configurations have to be done in SBC Normal Mode before entering a low-power mode (see also **Chapter 5.1.6** for the device configuration defining the Fail-Safe Mode behavior). A wake-up event on CANx and WK will create an interrupt on pin INTN however, no change of SBC Mode will occur. The configuration options are listed below:

- VCC1 is active, Buck in PWM Mode.
- VEXT can be switched ON or OFF.
- CANx is configurable (OFF coming from SBC Init Mode; OFF or wake capable coming from SBC Restart Mode, see also **Chapter 5.1.5**).
- Wake pin level can be monitored and can be selected to be wake capable.
- Cyclic wake period can be configured using TIMER_CTRL_0 and enabled by setting TIMER1_WK_EN.
- · Watchdog is configurable.
- FO is OFF by default.

In SBC Normal Mode, there is the possibility of testing the FO output, i.e. to verify if setting the FO pin to low will create the intended behavior within the system. The FO output can be enabled and then disabled again by the microcontroller by setting the FO_ON SPI bit. This feature is only intended for testing purposes.

5.1.3 SBC Stop Mode

The SBC Stop Mode is the first level technique to reduce the overall current consumption. All kind of settings have to be done before entering SBC Stop Mode. In SBC Stop Mode any kind of SPI write commands are ignored and the **SPI_FAIL** bit is set, except for changing to SBC Normal Mode, triggering a SBC Soft Reset, refreshing the watchdog, changing modulation of the buck. The configuration options are listed below:

- VCC1 is ON, Buck in PFM Mode if I_{VCC1} < I_{PFM-PWM,TH}.
- VEXT is fixed ON or OFF in accordance with SPI configuration.
- CANx can be selected for 'Receive Only Mode', to be wake capable or OFF.
- WK pin can be selected to be wake capable, PWM_BY_WK (switch PFM/PWM buck modulation) or OFF.
- Wake capability via cyclic wake can be selected.
- Watchdog is fixed or OFF (if WD disable sequence was executed).

A wake-up event on CANx and WK will create an interrupt on pin INTN however, no change of SBC Mode will occur.

In SBC Stop Mode, it is allowed to use the Boost module (enabled before to enter in SBC Stop Mode) in case of the V_S is dropping. The Boost works only in PWM and therefore the total amount of current consumption will increase.

Note:

It is not possible to switch directly from SBC Stop Mode to SBC Sleep Mode. Doing so will also set the **SPI_FAIL** flag and will bring the SBC into Normal Mode via SBC Restart Mode.

5.1.4 SBC Sleep Mode

The SBC Sleep Mode is the second level technique to reduce the overall current consumption to a minimum needed to react on wake-up events.

All settings must be done before entering SBC Sleep Mode. In case that SPI configurations in Sleep Mode have been sent to the SBC, the commands are ignored and no reactions from the SBC.

The configuration options are listed below:

Multi-CAN Power+ System Basis Chip



System Features

- VCC1 is OFF.
- VEXT is fixed ON or OFF in accordance with SPI configuration.
- CANx can be selected to be wake capable or OFF.
- WK pin can be selected to be wake capable or OFF.

A wake-up event on CANx or WK pin will bring the device via SBC Restart Mode into SBC Normal Mode again and signal the wake event and corresponding sources.

It is not possible to switch off all wake sources in Sleep Mode. This will lead to SBC Normal Mode via SBC Restart Mode instead.

In order to enter SBC Sleep Mode successfully, all wake source signalization flags from **WK_STAT_0** and **WK_STAT_2** need to be cleared. If a failure to do so, will result in an immediate wake-up from SBC Sleep Mode by going via SBC Restart to Normal Mode.

Note:

As soon as the Sleep Command is sent, the Reset will go low to avoid any undefined behavior between SBC and microcontroller.

5.1.5 SBC Restart Mode

There are multiple reasons to enter the SBC Restart Mode. The purpose of the SBC Restart Mode is to reset the microcontroller:

- From SBC Normal and Stop Mode, it is reached in case of undervoltage on VIO. In case of 4 consecutive
 VIO UV events, SBC Fail-Safe Mode is entered.
- From SBC Normal and Stop Mode it is reached in case of overvoltage on VIO in config 1/3 if VIO_OV_RST is set.
- Incorrect Watchdog triggering (depending of the configuration).
- From SBC Sleep and Fail-Safe Mode to ramp up VIO supply after wake event.

From SBC Restart Mode, the SBC goes automatically to SBC Normal Mode, i.e the mode is left automatically by the SBC without any microcontroller influence once the VIO_UV condition is not present anymore and when the reset delay time (t_{RD1}) has expired. The Reset Output (RSTN) is released at the transition.

Entering or leaving the SBC Restart Mode will not result in deactivation of the Fail output.

The following functions are not changed in SBC Restart mode:

- VEXT is fixed ON or OFF in accordance with SPI configuration.
- VCC1 is ON or ramping up.
- · BOOST is fixed or OFF.

Table 8 contains detailed descriptions of the reason to restart:

Table 8 Reasons for Restart - State of SPI Status Bits after Return to Normal Mode

SBC Mode	Event	DEV_STAT	WD_FAIL	VIO_UV	VIO_OV
Normal	Watchdog Failure	01	01	х	Х
Normal	VIO undervoltage reset	01	xx	1	Х
Normal	VIO overvoltage (VIO_OV_RST=1)	01	xx	х	1
Sleep Mode	Wake-up event	10	xx	х	Х
Stop Mode	Watchdog Failure	01	01	х	Х

Multi-CAN Power+ System Basis Chip



System Features

Table 8 Reasons for Restart - State of SPI Status Bits after Return to Normal Mode (cont'd)

SBC Mode	Event	DEV_STAT	WD_FAIL	VIO_UV	VIO_OV
Stop Mode	VIO undervoltage reset	01	XX	1	Х
Stop Mode	VIO overvoltage (VIO_OV_RST=1)	01	XX	х	1
Fail-Safe	Wake-up event	01	see "Reasons for Fail-Safe, Table 9 "		

5.1.6 SBC Fail-Safe Mode

The purpose of this mode is to bring the system in a safe status after a failure condition by turning off the VCC1 and VEXT supply and the FO pin is automatically activated. After a wake-up event the system is then able to restart again.

The Fail-Safe Mode is automatically reached in case of:

- Overtemperature condition (TSD2).
- After 1 or 2 watchdog fails (depending on config setting).
- At the 4th consecutive VIO undervoltage event.
- From SBC Normal and Stop Mode, in case of overvoltage on VIO in config 2/4, if VIO_OV_RST is set.
- VIO is shorted to GND.
- VIO is below the VRTx for time longer than t_{VIO.SC}.

In this case, the default wake sources are activated, the wake-up events are cleared in the register **WK_STAT_0** and **WK_STAT_2**.

The mode will be maintained for at least $\mathbf{t_{TSD2}}$ in case of TSD2 event and $\mathbf{t_{FS,min}}$ in case of other failure events to avoid any fast toggling behavior. All wake sources will be masked during this time but the wake-up events will be stored. Stored wake-up events and wake-up event after this minimum waiting time, will lead to SBC Restart Mode. Leaving the SBC Fail-Safe Mode will not result in deactivation of the Fail Output pin.

The following functions are influenced during SBC Fail-Safe Mode:

- FO output is activated.
- VCC1 is OFF.
- · VEXT is OFF.
- CANx is wake capable.
- WK is wake capable (in case that PWM_BY_WK was set, moving to SBC Fail-Safe Mode will clear the bit).
- Cyclic wake is disabled.

Table 9 Reasons for Fail-Safe - State of SPI Status Bits after Return to Normal Mode

Mode	Config	Event	DEV_STAT	TSD2	WD_FAIL	VIO_UV	VIO_SC	VIO_OV
Normal	2	1 × watchdog failure	01	х	01	х	0	х
Normal	4	2 × watchdog failure	01	х	10	х	0	х
Normal	1, 2, 3, 4	TSD2	01	1	xx	х	0	х
Normal	1, 2, 3, 4	VIO short to GND	01	х	xx	1	1	х
Normal	2, 4	VIO overvoltage (VIO_OV_RST=1, CFG2=1)	01	Х	xx	х	0	1

Multi-CAN Power+ System Basis Chip



System Features

Table 9 Reasons for Fail-Safe - State of SPI Status Bits after Return to Normal Mode (cont'd)

Mode	Config	Event	DEV_STAT	TSD2	WD_FAIL	VIO_UV	VIO_SC	VIO_OV
Stop Mode	2	1 × watchdog failure	01	Х	01	х	0	х
Stop Mode	4	2 × watchdog failure	01	х	10	х	0	х
Stop Mode	1, 2, 3, 4	TSD2	01	1	xx	х	0	х
Stop Mode	1, 2, 3, 4	VIO short to GND	01	х	xx	1	1	х
Stop Mode	2, 4	VIO overvoltage (VIO_OV_RST=1, CFG2=1)	01	Х	xx	х	0	1

5.1.7 SBC Development Mode

The SBC Development Mode is used during development phase of the application, especially for software development.

Compared to the default SBC user mode operation, this mode is a super set of the state machine. The device will start also in SBC Init Mode and it is possible to use all the SBC Modes and functions with following differences:

- Watchdog is stopped and does not need to be triggered. Therefore no reset is triggered due to watchdog failure.
- SBC Fail-Safe and Restart Mode are not reached due to watchdog failure but the other reasons to enter these modes are still valid.
- CANx default value in SBC INIT MODE is ON instead of OFF.

The mode is reached by setting the FO/TEST pin to LOW for the entire SBC INIT Mode and by sending an arbitrary SPI command. The SBC Init Mode is reachable after the power-up or sending a software reset.

SBC Development Mode can only be left by a power-down or by providing a SBC Software Reset using the **MODE** bits on **M_S_CTRL** register regardless the FO/TEST pin level.

When the FO/TEST pin is left open, or connected to $V_{\rm S}$ during the start-up, the SBC starts into normal operation. The FO/TEST pin has an integrated pull-up resistor (switched ON only during SBC Init Mode) to prevent the SBC device from starting in SBC Development Mode during normal life of the vehicle. To avoid any disturbances, the FO/TEST pin is monitored during the SBC Init Mode when the RSTN is HIGH until SBC Init Mode is left. Only if the FO/TEST pin is LOW for the Init Mode time when the RSTN is HIGH, SBC Development Mode is reached and stored.



System Features

5.2 **Wake Features**

Following wake sources are implemented in the device:

- Static Sense: WK input is permanently active (see **Chapter 9**).
- Cyclic Wake: internal wake source controlled via internal timer (see Chapter 5.2.1).
- CANx wake: wake-up via CAN message (see **Chapter 8**).

The wake source must be set before entering in SBC Sleep Mode. In case of critical situation, when the device will be set into SBC Fail-Safe mode, all default wake sources will be activated. For additional information about setting, refer to the respective chapters.

5.2.1 **Cyclic Wake**

The cyclic wake feature is intended to reduce the quiescent current of the device and application.

When the cyclic wake is enabled, a periodic INTN is generated in SBC Normal and Stop Mode based on the setting of TIMER_CTRL_0.

The correct sequence to configure the cyclic wake is shown in **Figure 6**. The sequence is as follows:

- Disable the cyclic wake feature to ensure that there is not unintentional interrupt when activating cyclic wake (**TIMER1_WK_EN** = 0).
- Configure the cyclic wake timer period in **TIMER_CTRL_0** register.
- Enable the cyclic wake as a wake-up source in the register WK_CTRL_0 (TIMER1_WK_EN = 1).




Figure 6 **Cyclic Wake: Configuration and Sequence**

Internal Timer 5.2.2

The integrated timer is typically used to wake up the microcontroller periodically (cyclic wake). Following periods can be selected via the register **TIMER_CTRL_0**:

Period: 10ms / 20ms / 50ms / 100ms / 200ms / 1s / 2s



5.3 CAN Partial Networking

5.3.1 CAN Partial Networking - Selective Wake Feature

The CAN Partial Networking feature can be activated for SBC Normal Mode, in SBC Sleep Mode and in SBC Stop Mode. For SBC Sleep Mode the Partial Networking has to be activated before sending the SBC to Sleep Mode. For SBC Stop Mode the Partial Networking has to be activated before going to SBC Stop Mode.

There are 2 detection mechanism available:

- WUP (Wake-Up Pattern) this is a CAN wake, that reacts on the CAN dominant time, with 2 dominant signals as defined in ISO WG11898-6.
- WUF (Wake-Up frame) this is the wake-up on a CAN frame that matches the programmed message filter configured in the SBC via SPI.

The default baud rate is set to 500 kBaud. Besides the commonly used baud rate of 125 kBaud and 250 kBaud, other baud rate up to 1 MBaud can be selected (see **Chapter 13.5.2** and **Chapter 13.6.2** for more details).



5.3.2 SBC Partial Networking Function

The CAN Partial Networking Modes are shown in Figure 7.




Figure 7 CAN Selective Wake State Diagram



5.3.2.1 Activation of SWK

Figure 8 shows the principal of the SWK activation.




Figure 8 Flow for activation of SWK



5.3.2.2 Wake-up Pattern (WUP)

A WUP is signaled on the bus by two consecutive dominant bus levels for at least **t**_{Wake1}, each separated by a recessive bus level.




Figure 9 WUP detection following the definition in ISO 11898-5

5.3.2.3 Wake-up Frame (WUF)

The wake-up frame is defined in ISO11898-6.

Only CAN frames according ISO11898-1 are considered as potential wake-up frames.

A bus wake-up shall be performed, if selective wake-up function is enabled and a "valid WUF" has been received. The transceiver may ignore up to four consecutive CAN data frames that start after switching on the bias.

A received frame is a "valid WUF" in case all of the following conditions are met:

- The ID of the received frame is exactly matching a configured ID in the relevant bit positions. The relevant bit positions are given by an ID mask. The ID and the ID mask might have either 11 bits or 29 bits.
- The DLC of the received frame is exactly matching the configured DLC.
- In case DLC is greater than 0, the data field of the received frame has at least one bit set in a bit position, where also in the configured data mask in the corresponding bit position the bit is set.
- No error exists according to ISO 11898-1 excepting errors which are signalled in the ACK field and EOF field.

Multi-CAN Power+ System Basis Chip



5.3.2.4 CAN Protocol Error Counter

The counter is incremented when a bit stuffing, CRC or form error according to ISO11898-1 is detected. If a frame has been received that is valid up to the end of the CRC field and the counter is not zero, the counter is decremented. If the counter has reached a value of 31, the following actions is performed on the next increment of this counter:

- The selective wake function is disabled.
- The CANx transceiver is woken.
- SYSERR_x is set and the error counter value = 32 can be read.

On each increment or decrement of the counter the decoder unit waits for at least 6 and most 10 recessive bits before considering a dominant bit as new start of frame.

The error counter is enabled:

• Whenever the CANx is in Normal Mode, Receive Only Mode or in WUF detection state.

The error counter is cleared under the following conditions:

- At the transition from WUF detection to WUP detection 1 (after t_{SILENCE} expiration, while SWK is correctly enabled).
- When WUF detection state is entered (in this way the counter will start from 0 when SWK is enabled).
- At SBC or CANx rearming (when exiting the woken state).
- When the CANx Mode bits are selected '000', '100' (CANx OFF) or '001' (CANx Wake Capable without SWK function enabled).
- While CAN_FD_EN = '1' and DIS_ERR_CNT = '1' (the counter is cleared and stays cleared when these two
 bits are set in the SPI registers).

The Error Counter us frozen:

After a wake-up being in woken state.

The counter value can be read out of the bits ECNT_x_0 to ECNT_x_5.



5.3.3 Diagnoses Flags

5.3.3.1 PWRON/RESET-FLAG

The power-on reset can be detected and read by the **POR** bit in the SBC Status register.

The VS power on resets all register in the SBC to reset value. SWK is not configured.

5.3.3.2 BUSERR-Flag

Bus Dominant Time-out detection is implemented and signaled by CAN_x_Fail bits in the status register related the selected CAN transceiver (BUS_STAT_0 or BUS_STAT_2 or BUS_STAT_3).

5.3.3.3 TxD Dominant Time-out flag

TxD Dominant Time-out is shown in the SPI bit CAN_x_FAIL in register in the status register related the selected CAN transceiver.

5.3.3.4 WUP_x Flag

The WUP_x bit in the SWK_STAT_x register shows that a Wake-Up Pattern (WUP) has caused a wake of the CAN transceiver. It can also indicate an internal mode change from WUP detection to WUF detection after a valid WUP.

In the following case the bit is set:

- SWK is activated: due to **t**_{SILENCE}, the CAN goes into WUP detection. If a WUP is detected in this state, then the WUP_x bit is set.
- SWK is deactivated: the WUP_x bit is set if a WUP wakes up the CAN. In addition, the CAN_x_WU bit is set.
- In case WUP is detected during WUP detection 2 state (after a SYSERR_x) the bits WUP_x and CAN_x_WU
 are set.

The WUP_x bit is cleared automatically by the SBC at the next rearming of the CAN transceiver.

Note:

It is possible that WUF and WUP bit are set at the same time if a WUF causes a wake out of SWK, by setting the interrupt or by restart out of SBC Sleep Mode. The reason is because the CAN has been in WUP detection mode during the time of SWK mode (because of $\mathbf{t}_{SILENCE}$). See also **Figure 10**.

5.3.3.5 WUF Flag (WUF_x)

The WUF_x bit in the SWK_STAT_x register shows that a Wake-Up frame (WUF) has caused a wake of the CANx block. In SBC Sleep Mode this wake causes a restart, in SBC Normal Mode and in SBC Stop Mode it causes an interrupt. Also in case of this wake the bit CAN_x_WU in the register WK_STAT_x is set.

The WUF_x bit is cleared automatically by the SBC at the next rearming of the CAN SWK function.

5.3.3.6 SYSERR Flag (SYSERR_x)

The bit SYSERR_x is set in case of an configuration error and in case of an error counter overflow. The bit is only updated (set to 1) if a CANx mode with SWK is enabled via CANx bits.

When programming selective wake via CANx, SYSERR_x = 0 signals that the SWK function has been enabled. The bit can be cleared via SPI. The bit is '0' after Power on reset of the SBC.



5.3.3.7 Configuration Error

A configuration error sets the SYSERR_x bit to 1. When enabling SWK via the bits CANx a config check is done. If the check is successful SWK is enabled, the bit SYSERR_x is set to 0. In SBC Normal Mode it is also possible to detect a Configuration Error while SWK is enabled, this will happen if the **CFG_VAL** bit is cleared, e.g. by changing the SWK register (from address 010 0001 to address 011 0011). In SBC Stop Mode and SBC Sleep Mode this is not possible as the SWK registers can not be changed.

Configuration Check:

in SBC Restart Mode, the **CFG_VAL** bit is cleared by the SBC. If the SBC Restart Mode was not triggered by a WUF wake up from SBC Sleep Mode and the CAN was with SWK enabled, than the SYSERR_x bit will be set. The SYSERR x bit has to be cleared by the microcontroller.

The SYSERR_x bit cannot be cleared when CANx_2 is '1' and below conditions occur:

- Data Valid bit not set by the microcontroller, e.g. **CFG_VAL** is not set to '1'. The **CFG_VAL** bit is reset after SWK wake and needs to be set by the microcontroller before activation SWK again.
- **CFG_VAL** bit reset by the SBC when data are changed via SPI programming. (Only possible in SBC Normal Mode).

Note: The SWK configuration is still valid if only the **SWK_CTRL** register is modified.

5.3.3.8 CAN BUS Time-out-Flag (CANTO_x)

In CAN WUF detection and CAN WUP detection 2 state, the bit CANTO_x is set to 1 if the time **t**_{SILENCE} expires. The bit can be cleared by the microcontroller. If the interrupt function for CANTO_x is enabled an Interrupt is generated in SBC Stop and SBC Normal Mode when the CANTO_x set to 1. The interrupt is enabled by setting the bit **CANTO_MASK** to 1. Each CANTO_x event will trigger a interrupt even if the CANTO_x bit is not cleared. There is no wake out of SBC Sleep Mode because of CAN time-out.

5.3.3.9 CAN BUS Silence-Flag (CANSIL_x)

In CAN WUF detection and CAN WUP detection 2 state the bit CANSIL_x is set to '1' if the time **t**_{SILENCE} expires. The CANSIL_x bit is set back to '0' with a WUP. With this bit the microcontroller can monitor if there is activity on the CAN bus while being in SWK Mode. The bit can be read in SBC Stop and Normal Mode.

5.3.3.10 SYNC-FLAG (SYNC_x)

The bit SYNC_x shows that SWK is working and synchronous to the CAN bus. To get a SYNC_x bit set it is required to enable the CAN (CANx bits), no CAN Mode with SWK needs to be enabled.

The bit is set to 1 if a valid CAN frame has been received. It is set back to 0 if a CAN protocol error is detected. When switching into SWK mode the SYNC_x bit indicates to the μ C that the frame detection is running and the next CAN frame can be detected as a WUF, CAN wake-up can now be handled by the SBC. It is possible to enter a SBC low-power mode with SWK even if the bit is not set to 1, as this is necessary in case of a silent bus.

5.3.3.11 SWK_SET FLAG (SWK_SET_x)

The status bit SWK_SET_x is set to signalize the following states (see also **Figure 7**):

- When SWK was correctly enabled in WUF Detection state.
- When SWK was correctly enabled when WUP Detection 1 state.
- After a SYSERR_x before a wake event in WUP Detection 2 state.

The bit is cleared if following conditions:



- After a wake-up (ECNT_x overflow, WUP_x in WUP detection 2, WUF_x in WUF detection).
- If CANx_2 is cleared.

5.3.4 SBC Modes for Selective Wake (SWK)

The SBC mode is selected via the MODE bits as described in Chapter 5.1.

The mode of the CAN transceiver needs to be selected in SBC Normal Mode. The CAN mode is programed the bits CANx_0, CANx_1 and CANx_2. In the low-power modes (SBC Stop and Sleep Mode) the CAN mode can not be changed via SPI.

The detailed SBC state machine diagram including the CAN selective wake feature is shown in Figure 3.

The application must now distinguish between the normal CAN operation and the selective wake function:

- WK Mode: This is the normal CAN wake capable mode without the selective wake function.
- SWK Mode: This is the CAN wake capable mode with the selective wake function enabled.

Figure 10 shows the possible CAN transceiver modes.




Figure 10 CAN SWK State Diagram

5.3.4.1 SBC Normal Mode with SWK

In SBC Normal Mode the CANx Transceiver can be switched into the following CAN Modes:

- CAN OFF
- CAN WK Mode (without SWK)
- CAN SWK Mode
- CAN Receive Only (No SWK activated)
- CAN Receive Only Mode with SWK
- CAN Normal Mode (No SWK activated)

Multi-CAN Power+ System Basis Chip



CAN Normal Mode with SWK

In the CAN Normal Mode with SWK the CANx Transceiver works as in SBC Normal Mode, so bus data is received through RXDCANx, data is transmitted through TXDCANx and sent to the bus. In addition the SWK block is active. It monitors the data on the CAN bus, updates the error counter and sets the CANSIL_x flag if there is no communication on the bus.

It will generate an CAN Wake interrupt in case a WUF is detected (RXDCANx is not pulled to LOW in this configuration).

In CAN Receive Only Mode with SWK, CAN data can be received on RXDCANx and SWK is active, no data can be sent to the bus.

The bit SYSERR_x = 0 indicates that the SWK function is enabled, and no frame error counter overflow is detected.

Table 10 CAN Modes selected via SPI in SBC Normal Mode

CAN Mode	CANx_2	CANx_1	CANx_0
CAN OFF	0	0	0
CAN WK Mode (no SWK)	0	0	1
CAN Receive Only (no SWK)	0	1	0x
CAN Normal Mode (no SWK)	0	1	1
CAN OFF	1	0	0
CAN SWK Mode	1	0	1
CAN Receive Only with SWK	1	1	0
CAN Normal Mode with SWK	1	1	1
	· · · · · · · · · · · · · · · · · · ·		

When reading back CAN_x the programmed mode is shown in SBC Normal Mode. To read the real CAN mode the bits SYSERR_x, SWK_SET_x and CAN_x have to be evaluated. A change out of SBC Normal Mode can change the CAN_x_0 and CAN_x_1 bits.

5.3.4.2 SBC Stop Mode with SWK

In SBC Stop Mode the CANx Transceiver can be operated with the following CAN Modes:

- CAN OFF
- CAN WK Mode (no SWK)
- CAN SWK Mode
- CAN Receive Only (no SWK)

To enable CAN SWK Mode the CANx has to be switched to "CAN Normal Mode with SWK", "CAN Receive Only Mode with SWK" or to "CAN SWK Mode" in SBC Normal Mode before sending the SBC to SBC Stop Mode. The bit SYSERR_x = 0 indicates that the SWK function is enabled. The table shows the change of CAN Mode when switching from SBC Normal Mode to SBC Stop Mode.

Note: CAN Receive Only Mode in SBC Stop Mode is implemented to also enable pretended networking (Partial networking done in the microcontroller).



Table 11 CAN Modes change when switching from SBC Normal Mode to SBC Stop Mode

Programmed CAN Mode in SBC Normal Mode	CANx Modes	SYSERR_ x bit	CAN Mode in SBC Stop Mode	CANx Modes
CAN OFF	000	0	CAN OFF	000
CAN WK Mode (no SWK)	001	0	CAN WK Mode (no SWK)	001
CAN Receive Only (no SWK)	010	0	CAN Receive Only (no SWK)	010
CAN Normal Mode (no SWK)	011	0	CAN WK Mode (no SWK)	001
CAN OFF	100	0	CAN OFF	100
CAN SWK Mode	101	0	CAN SWK Mode	101
CAN SWK Mode	101	1	CAN WK Mode (no SWK)	101
CAN Receive Only with SWK	110	0	CAN Receive Only with SWK	110
CAN Receive Only with SWK	110	1	CAN Receive Only (no SWK)	110
CAN Normal Mode with SWK	111	0	CAN WK Mode with SWK	101
CAN Normal Mode with SWK	111	1	CAN WK Mode (no SWK)	101

Note:

When SYSERR_x is set it is true that we will not detect WUF frames, so no selective wake function active (no SWK), but the MSB of CAN mode is not changed in the register.

5.3.4.3 SBC Sleep Mode with SWK

In SBC Sleep Mode the CANx Transceiver can be switched into the following CAN Modes:

- CAN OFF
- CAN WK Mode (without SWK)
- CAN SWK Mode

To enable "CAN SWK Mode" the CAN has to be switched to "CAN Normal Mode with SWK", "CAN Receive Only Mode with SWK" or to "CAN SWK Mode" in SBC Normal Mode before sending the device to SBC Sleep Mode. The table shows the change of CAN mode when switching from SBC Normal Mode to Sleep Mode.

A wake from Sleep Mode with Selective Wake (Valid WUF) leads to SBC Restart Mode. In SBC Restart Mode the CFG_VAL bit will be cleared by the SBC, the SYSERR_x bit is not set. In the BUS_CTRL_x register, the programmed CAN SWK Mode (101) can be read.

To enable the CAN SWK Mode again and to enter SBC Sleep Mode the following sequence can be used; Program a CAN Mode different from CAN SWK Mode (101, 110, 111), set the CFG_VAL, clear SYSERR_x bit, set CANx transceiver to CAN SWK Mode (101), switch SBC to SBC Sleep Mode.

To enable the CAN WK Mode or CAN SWK Mode again after a wake on CANx, a rearming is required. The rearming is done by programming the CANx transceiver into a different mode and back into the CAN WK Mode or CAN SWK Mode. To avoid lock-up when switching the SBC into SBC Sleep Mode with an already woken CANx transceiver, the SBC does an automatic rearming of the CANx transceiver when switching into Sleep Mode. So after switching into SBC Sleep Mode the CANx transceiver is either in CAN SWK Mode or CAN WK Mode depending on CANx_2 setting and SYSERR_x bit (If CAN is switched to OFF Mode it is also OFF in Sleep Mode)



Table 12 CAN Modes change when switching to SBC Sleep Mode

Programmed CAN Mode in SBC Normal Mode	CANx Modes	SYSERR_ x bit	CAN Mode in SBC Sleep Mode	CANx Modes
CAN OFF	000	0	CAN OFF	000
CAN WK Mode (no SWK)	001	0	CAN WK Mode (no SWK)	001
CAN Receive Only (no SWK)	010	0	CAN WK Mode (no SWK)	001
CAN Normal Mode (no SWK)	011	0	CAN WK Mode (no SWK)	001
CAN OFF	100	0	CAN OFF	100
CAN SWK Mode	101	0	CAN SWK Mode	101
CAN SWK Mode	101	1	CAN WK Mode (no SWK)	101
CAN Receive Only with SWK	110	0	CAN SWK Mode	101
CAN Receive Only with SWK	110	1	CAN WK Mode (no SWK)	101
CAN Normal Mode with SWK	111	0	CAN SWK Mode	101
CAN Normal Mode with SWK	111	1	CAN WK Mode (no SWK)	101

5.3.4.4 SBC Restart Mode with SWK

If SBC Restart Mode is entered the transceiver can change the CAN mode. During Restart or after Restart the following modes are possible:

- CAN OFF
- CAN WK Mode (either still wake cable or already woken up)
- CAN SWK Mode (WUF Wake from Sleep)

Table 13 CAN Modes change in case of Restart out of SBC Normal Mode

Programmed CAN Mode in SBC Normal Mode	CANx Modes	SYSERR_ x bit	CAN Mode in and after SBC Restart Mode	CANx Modes	SYSERR _x bit
CAN OFF	000	0	CAN OFF	000	0
CAN WK Mode (no SWK)	001	0	CAN WK Mode (no SWK)	001	0
CAN Receive Only (no SWK)	010	0	CAN WK Mode (no SWK)	001	0
CAN Normal Mode (no SWK)	011	0	CAN WK Mode (no SWK)	001	0
CAN OFF	100	0	CAN OFF	100	0
CAN SWK Mode	101	0	CAN WK Mode (no SWK)	101	1
CAN SWK Mode	101	1	CAN WK Mode (no SWK)	101	1
CAN Receive Only with SWK	110	0	CAN WK Mode (no SWK)	101	1
CAN Receive Only with SWK	110	1	CAN WK Mode (no SWK)	101	1
CAN Normal Mode with SWK	111	0	CAN WK Mode (no SWK)	101	1
CAN Normal Mode with SWK	111	1	CAN WK Mode (no SWK)	101	1

The various reasons for entering SBC Restart Mode and the respective status flag settings are shown in **Table 14**.



Table 14 CAN Modes change in case of Restart out of SBC Sleep Mode

CAN Mode in SBC Sleep Mode	CAN Mode in and after SBC Restart Mode	CANx Modes	SYS ERR_ x	CAN_ x_WU	WUP _x	WUF_	ECNT_ x bits	Reason for Restart
CAN OFF	CAN OFF	000	0	0	0	0	0	Wake on other wake source
CAN WK Mode	CAN woken up	001	0	1	1	0	0	Wake (WUP) on CAN
CAN WK Mode	CAN WK Mode	001	0	0	0	0	0	Wake on other wake source
CAN SWK Mode	CAN woken up	101	0	1	0/11)	1	х	Wake (WUF) on CAN
CAN SWK Mode	CAN woken up	101	1	1	0/1 ²⁾	0	100000	Wake due to error counter overflow
CAN SWK selected, CAN WK active	CAN woken up	101	1	1	1	0	0	Wake (WUP) on CAN, config check was not pass
CAN SWK Mode	CAN WK Mode	101	1	0	0/1	0	х	Wake on other wake source

¹⁾ In case there is a WUF detection within **t**_{SILENCE} then the WUP_x bit will not be set. Otherwise it will always be set together with the WUF_x bit.

5.3.4.5 SBC Fail-Safe Mode with SWK

When SBC Fail-Safe Mode is entered the CAN transceiver is automatically set into WK Mode (wake capable) without the selective wake function.

5.3.5 Wake-up

A wake-up via CAN leads to a restart out of SBC Sleep Mode and to an interrupt in SBC Normal Mode, and in SBC Stop Mode. After the wake event the bit CAN_x_WU is set, and the details about the wake can be read out of the bits WUP_x, WUF_x, SYSERR_x and ECNT_x bits.

5.3.6 Configuration for SWK

The CAN protocol handler settings can be configured in following registers:

- **SWK_BTL1_CTRL**defines the number of time quanta in a bit time. This number depends also on the internal clock settings performed in the register **SWK_CDR_CTRL2**.
- SWK_BTL2_CTRL defines the sampling point position.
- The respective receiver during frame detection mode can be selected via the bit RX_WK_SEL.
- The clock and data recovery (see also Chapter 5.3.8.2) can be configured in the registers
 SWK_CDR_CTRL1, SWK_CDR_CTRL2, SWK_CDR_LIMIT_HIGH_CTRL and SWK_CDR_LIMIT_LOW_CTRL.

The actual configuration for selective wake is done via the Selective Wake Control Registers SWK_IDx_CTRL, SWK_DATAx_CTRL.

²⁾ In some cases the WUP_x bit might stay cleared even after **t**_{SILENCE}, e.g. when the error counter expires without detecting a wake up pattern



The oscillator has the option to be trimmed by the microcontroller. To measure the oscillator, the SPI bit OSC_CAL needs to be set to 1 and a defined pulse needs to be given to the TXDCANx pin by the microcontroller (e.g. 1µs pulse, CANx needs to be switched off before). The SBC measures the length of the pulse by counting the time with the integrated oscillator. The counter value can be read out of the register SWK_OSC_CAL_H_STAT and SWK_OSC_CAL_L_STAT. To change the oscillator the trimming function needs to be enabled by setting the bits TRIM_EN_x = 11 (and OSC_CAL = 1). The oscillator can then be adjusted by writing into the registers SWK_OSC_TRIM_CTRL and SWK_OPT_CTRL. To finish the trimming, the bits TRIM_EN_x need to be set back to "00".

5.3.7 CAN Flexible Data Rate (CAN FD) Tolerant Mode

The CAN FD tolerant mode can be activated by setting the bit CAN_FD_EN = 1 in the register SWK_CAN_FD_CTRL. With this mode the internal CANx frame decoding will be stopped for CAN FD frame formats:

- The high baud rate part of a CAN FD frame will be ignored.
- No Error Handling (Bit Stuffing, CRC checking, Form Errors) will be applied to remaining CAN frame Fields (Data Field, CRC Field, ...).
- No wake up is done on CAN FD frames.

The internal CAN frame decoder will be ready for new CAN frame reception when the End of frame (EOF) of a CAN FD frame is detected. The identification for a CAN FD frame is based on the EDL Bit, which is sent in the Control Field of a CAN FD frame:

- EDL Bit = 1 identifies the current frame as an CAN FD frame and will stop further decoding on it.
- EDL Bit = 0 identifies the current frame as CAN 2.0 frame and processing of the frame will be continued.

In this way it is possible to send mixed CAN frame formats without affecting the selective wake functionality by error counter increment and subsequent misleading wake up.In addition to the **CAN_FD_EN** bit also a filter setting must be provided for the CAN FD tolerant mode. This filter setting defines the minimum dominant time for a CAN FD dominant bit which will be considered as a dominant bit from the CAN FD frame decoder. This value must be aligned with the selected high baud rate of the data field in the CAN network.

To support programming via CAN during CAN FD mode a dedicated SPI bit **DIS_ERR_CNT** is available to avoid an overflow of the implemented error counter (see also **Chapter 5.3.2.4**).

The behavior of the error counter depends on the setting of the bits **DIS_ERR_CNT** and **CAN_FD_EN** and is show in below table:

Table 15 Error Counter Behavior

DIS_ERR_CNT setting	CAN_FD_EN setting	Error Counter Behavior
0	0	Error Counter counts up when a CAN FD frame or an incorrect/corrupted CAN frame is received; counts down when a CAN frame is received properly (as specified in ISO 11898-6)
1	0	Error Counter counts up when a CAN FD frame or an incorrect/corrupted CAN frame is received; counts down when a CAN frame is received properly (as specified in ISO 11898-6)



Table 15 Error Counter Behavior (cont'd)

DIS_ERR_CNT setting	CAN_FD_EN setting	Error Counter Behavior
0	1	Error Counter counts down when correct CAN (incl. CAN FD) frame is received
1	1	Error Counter is and stays cleared to avoid an overflow during programming via CAN

The **DIS_ERR_CNT** bit is automatically cleared at **t**_{SILENCE} expiration.

5.3.8 Clock and Data Recovery

In order to compensate possible deviations on the CAN oscillator frequency caused by assembly and lifetime effects, the device features an integrated clock and data recovery (CDR).

It is recommended to always enable the CDR feature during SWK operation.

5.3.8.1 Configuring the Clock Data Recovery for SWK

The Clock and Data Recovery can be optionally enabled or disabled with the CDR_EN Bit in the SWK_CDR_CTRL1 SPI Register. In case the feature is enabled, the CAN bit stream will be measured and the internal clock used for the CAN frame decoding will be updated accordingly. Before the Clock and Data Recovery can be used it must be configured properly related to the used baud rate and filtering characteristics (refer to Chapter 5.3.8.2).

It is strongly recommended to not enable/disable the Clock Recovery during a active CAN Communication. To ensure this it is recommended to enable/disable it during CAN OFF.




Figure 11 Clock and Data Recovery Block Diagram

5.3.8.2 Setup of Clock and Data Recovery

It is strongly recommended to enable the clock and data recovery feature only when the setup of the clock and data recovery is finished.

The following sequence should be followed for enabling the clock and data recovery feature:

- Step 1: Switch CANx to OFF and CDR_EN to OFF Write SPI Register BUS_CTRL_x (CANx = 000).
- Step 2: Configure CDR Input clock frequency
 Write SPI Register SWK_CDR_CTRL2 (SEL_OSC_CLK[1:0]).

Multi-CAN Power+ System Basis Chip



- Step 3: Configure Bit timing Logic
 Write SPI Register SWK_BTL1_CTRL and adjusting SWK_CDR_LIMIT_HIGH_CTRL and
 SWK_CDR_LIMIT_LOW_CTRL according to Table 33.
- Step 4: Enable Clock and Data Recovery
 Choose filter settings for Clock and Data recovery. Write SPI Register SWK_CDR_CTRL1 with CDR_EN = 1

Additional hints for the CDR configuration and operation:

- Even if the CDR is disabled, when the baud rate is changed, the settings of SEL_OSC_CLK in the register
 SWK_CDR_CTRL1 and SWK_BTL1_CTRL have to be updated accordingly.
- The SWK_CDR_LIMIT_HIGH_CTRL and SWK_CDR_LIMIT_LOW_CTRL registers have to be also updated
 when the baud rate or clock frequency is changed (the CDR is discarding all the acquisitions and looses all
 acquired information, if the limits are reached the SWK_BTL1_CTRL value is reloaded as starting point
 for the next acquisitions).
- When updating the CDR registers, it is recommended to disable the CDR and to enable it again only after the new settings are updated.
- The **SWK_BTL2_CTRL** register represents the sampling point position. It is recommended to be used at default value: 11 0011 (~80%).



5.3.9 Electrical Characteristics

Table 16 Electrical Characteristics

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
CAN Partial Network Timin	g	•		<u>'</u>	·		
Time-out for bus inactivity	$t_{\sf SILENCE}$	0.6	_	1.2	S	1)	P_5.3.1
Bias reaction time	$t_{ m bias}$	-	-	200	μs	1) Load $R_L = 60 \Omega$, $C_L = 100 \text{ pF}$, $C_{GND} = 100 \text{ pF}$	P_5.3.2
Wake-up reaction time (WUP or WUF)	t _{WU_WUP/WUF}	_	-	100	μs	1)2)3) Wake-up reaction time after a valid WUP or WUF;	P_5.3.3
Min. Bit Time	t _{Bit_min}	1	1	_	μs	1)4)	P_5.3.4
CAN FD Tolerance ⁵⁾	,		·	·	·		·
SOF acceptance	n _{Bits_idle}	6	-	10	bits	⁶⁾ Number of recessive bits before a new SOF shall be accepted	P_5.3.5
Dominant signals which are ignored (up to 2 MBit/s)	t _{FD_Glitch_4}	0	_	5	%	6)7)8) of arbitration bit time; to be configured via FD_FILTER;	P_5.3.6
Dominant signals which are ignored (up to 5 MBit/s)	t _{FD_Glitch_10}	0	-	2.5	%	6)7)9) of arbitration bit time; to be configured via FD_FILTER;	P_5.3.7
Signals which are detected as a dominant data bit after the FDF bit and before EOF bit (up to 2 MBit/s)	t _{FD_DOM_4}	17.5	_	_	%	6)7)8) of arbitration bit time; to be configured via FD_FILTER;	P_5.3.8
Signals which are detected as a dominant data bit after the FDF bit and before EOF bit (up to 5 MBit/s)	t _{FD_DOM_10}	8.75	-	-	%	6)7)9) of arbitration bit time; to be configured via FD_FILTER;	P_5.3.9

¹⁾ Not subject to production test, tolerance defined by internal oscillator tolerance.

²⁾ Wake-up is signalized via INTN pin activation in SBC Stop Mode and via VCC1 ramping up with wake from SBC Sleep Mode.

Multi-CAN Power+ System Basis Chip



- 3) For WUP: time starts with end of last dominant phase of WUP; for WUF: time starts with end of CRC delimiter of the WUF.
- 4) The minimum bit time corresponds to a maximum bit rate of 1 Mbit/s. The lower end of the bit rate depends on the protocol IC or the permanent dominant detection circuitry preventing a permanently dominant clamped bus.
- 5) Applies for an arbitration rate of up to 500 kbps until the FDF bit is detected.
- 6) Not subject to production test; specified by design.
- 7) Parameter applies only for the Normal Mode CAN receiver (RX_WK_sel = 0).
- 8) A data phase bit rate less or equal to four times of the arbitration bit rate or 2 Mbit/s, whichever is lower.
- 9) A data phase bit rate less or equal to ten times of the arbitration bit rate or 5 Mbit/s, whichever is lower.



DC/DC Regulator

6 DC/DC Regulator

6.1 Block Description

The SMPS module in the TLE9278-3BQX V33 is implemented as a cascade of a step-up regulator followed by a step-down post-regulator. The step-up regulator (DC/DC Boost converter) provides a $V_{\rm S}$ level which permits the step-down post-regulator (DC/DC Buck converter) to regulate without entering a low-drop condition.

The SMPS module is active in SBC Normal, Stop and Restart Mode. In SBC Sleep and Fail-Safe Mode, the SMPS module is disabled.




Figure 12 DC/DC Block Diagram

Functional Features

- 3.3 V SMPS (DC/DC) Buck Regulator with integrated high-side and low-side power switching transistor.
- SMPS (DC/DC) Boost Regulator for low V_{SUP} supply voltage with integrated power transistor.
- Adjustable output DC/DC Boost pre-regulator voltage via SPI.
- Fixed switching frequency for Buck and Boost Regulator in SBC Normal Mode in PWM (Pulse Width Modulation).
- PFM (Pulse Frequency Modulation) for Buck converter in SBC Stop Mode to reduce the quiescent current.
- · Automatic transition PFM to PWM in SBC Stop Mode.
- · Soft start-up.

Multi-CAN Power+ System Basis Chip



DC/DC Regulator

- Edge Shaping for better EMC performances for Buck and Boost regulator.
- Undervoltage monitoring via VIO pin with adjustable reset level (refer to **Chapter 12.7**).
- Overvoltage detection via VIO pin activates the FO pin in case that VIO_OV_RST bit is set (refer to Chapter 12.8).
- · Buck short circuit detection.
- Buck 100% Duty Cycle at low V_S operation.
- Buck overcurrent peak detection.
- Boost overcurrent peak detection.

6.1.1 Functional Description of the Buck Converter




Figure 13 Buck Block Diagram

The DC/DC Buck converter is intended as post-regulator (VCC1) and it provides a step down converter function transferring energy from V_S to a lower output voltage with high efficiency (typically more than 80%). The output voltage is 3.3 V in a current range up to 750 mA. It is regulated via a digital loop with a precision of $\pm 2\%$. It requires an external inductor and capacitor filter on the output switching pin (BCKSW). The Buck regulator has integrated high-side and low-side power switching transistors. The compensation of the regulation loop is done internally and no additional external components are needed.

A typical application example and external components proposal is available in **Chapter 14.1**.

The Buck converter is active in SBC Normal, Stop and Restart Mode and it is disabled in SBC Sleep and Fail-Safe Mode.

Depending on the SBC Mode, the Buck converter works in two different modes:

• PWM Mode (Pulse Width Modulation): This mode is available in SBC Normal Mode, SBC Restart Mode and SBC Stop Mode (only for automatic or manual PFM to PWM transitions. Refer to **Chapter 6.2.2**). In PWM, the Buck converter operates with a fixed switching frequency (**f**_{BUK}). The duty cycle is calculated internally based on input voltage, output voltage and output current. The precision is ±2% on input supply and output current range (refer to **Figure 18** for more information). In PWM Mode, the Buck converter is capable of a 100% duty cycle in case of low *V*_S conditions. In order to reduce EMC, the edge shaping feature has been implemented to control the activation and deactivation of the two power switches.

Multi-CAN Power+ System Basis Chip



DC/DC Regulator

• PFM Mode (Pulse Frequency Modulation): This mode is activated automatically when the SBC Stop Mode is entered. The PFM Mode is an asynchronous mode. PFM Mode does not have a controller switching frequency. The switching frequency depends on conditions of the Buck regulator such as the following: input supply voltage, output voltage, output current and external components. A typical timing diagram is shown in **Figure 14**. The Buck converter in PFM Mode has a tolerance of ±4%. The transition from PFM mode to PWM mode is described in **Chapter 6.2.2**.




Figure 14 Typical PFM timing diagram

6.1.1.1 Startup Procedure (Soft Start)

The Startup Procedure (Soft Start) permits to achieve the Buck regulator output voltage avoiding large overshoot on the output voltage. This feature is activated during the power-up, from SBC Sleep to Restart Mode and from SBC Fail-Safe to SBC Restart Mode.

When the Buck regulator is activated, it starts in open loop with a minimum duty cycle which is maintained for a limited number of switching periods. After this first phase, the duty cycle is linearly increased by a fixed step and it is maintained for a limited number of switching periods for each duty cycle step. This procedure is repeated until the target output voltage value of the Buck regulator is reached. As soon as the Buck regulator output voltage is reached, the regulation loop is closed and it starts to operate normally using PWM Mode adjusting the duty cycle according to the Buck input and output voltages and the output current.

6.1.1.2 Buck regulator Status register

The register **SMPS_STAT** contains information about the open or short conditions on BCKSW pin. No SBC Mode or configuration changes are triggered if one bit on **SMPS_STAT** register is set.

6.1.1.3 External components

The Buck converter needs one inductor and output capacitor filter. The inductor has a fixed value of 47 μ H. Secondary parameters such as saturation current must be selected based on the maximum current capability needed in the application.

The output filter capacitors are two parallel 22 μ F ceramic capacitor. For additional information, refer to **Chapter 14.1**.



DC/DC Regulator

6.1.2 Functional Description of the Boost Converter




Figure 15 Boost Block Diagram

The Boost converter is intended as a pre-regulator and it provides a step up converter function. It transfers energy from an input supply V_{SUP} (battery voltage after reverse protection circuit) to a higher output voltage (V_S) with high efficiency (typically more than 80%).

The regulator integrates the power switching and the sense resistor for overcurrent detection.

The Boost regulator can be enabled in SBC Normal Mode via SPI (register HW_CTRL_0 , bit $BOOST_EN$) and four output voltage values are selectable via $BOOST_V$. The Boost regulator can also be active in SBC Stop and Restart Mode. The selected boost output voltage will automatically define the voltage thresholds where the boost will be ON ($V_{BST,TH1}$, $V_{BST,TH2}$, $V_{BST,TH3}$ and $V_{BST,TH4}$). If the Boost regulator is enabled, it switches ON automatically when V_S falls below the selected threshold voltage and switches OFF when crossing this threshold including hysteresis again. The bit BST_ACT on $SMPS_STAT$ register indicates that the Boost has been activated.

The Boost output voltage can be changed only if **BOOST_EN** is set to 0. In case that the boost output voltage configuration changes with **BOOST_EN** set to 1, the **SPI_FAIL** bit is set and the command is ignored.

Figure 16 shows the typical timing for enabling the Boost converter.




Figure 16 Boost converter activation

Multi-CAN Power+ System Basis Chip



DC/DC Regulator

The Boost regulator works in PWM Mode with fixed frequency (f_{BST}) and a tolerance of ±3%. If the Boost is enabled in Stop Mode, the quiescent current in the SBC is increased (P_4.4.31).

6.1.2.1 **Boost Regulator Status register**

The register SMPS_STAT contains information about the open or short conditions on Boost pins including loss of GND detection. No SBC mode or configuration is triggered if one bit is set on the **SMPS_STAT** register.

6.1.2.2 **External Components**

The Boost converter requires a number of external components such as the following: input buffer capacitor on the battery voltage, inductor, freewheeling diode and filter capacitors.

For recommend external components and corresponding values, refer to **Chapter 14.1**.

Multi-CAN Power+ System Basis Chip



DC/DC Regulator

6.2 Power Scenarios

The chapter describes the features and performance of the Buck regulator according to SBC modes. The Boost module works only in SBC Normal or Stop Mode using PWM modulation (refer also to **Chapter 6.1.2**).

6.2.1 Buck behavior in SBC Normal Mode

In SBC Normal Mode the Buck works is in PWM mode with fixed switching frequency. All supervision functions for Buck converter are available in SBC Normal Mode and available depending the device configuration (Chapter 5.1.1). For additional details on the supervision functions, refer to Chapter 12.7, Chapter 12.8, Chapter 12.9 and Chapter 12.11.

6.2.2 Buck behavior in SBC Stop Mode

The SBC Stop Mode operation is intended to reduce the total amount of quiescent current while still providing output voltage. In order to achieve this, the Buck regulator changes the modulation from PWM (Pulse Width Modulation) to PFM (Pulse Frequency Modulation) when entering SBC Stop Mode.

In SBC Stop Mode, the Buck modulation can change as follow:

- Buck module always in PFM modulation (default setting).
- Automatically change from PFM to PWM (setting PWM_AUTO).
- Modulation is controlled by the WK pin (setting PWM_BY_WK).

If the **PWM_BY_WK** and **PWM_AUTO** are set at the same time, the **PWM_AUTO** has highest priority and PWM automatic transition will be used.

If **PWM_BY_WK** and **PWM_AUTO** are at the same time set to 0, the buck module remains in PFM in SBC Stop Mode.

If in SBC Stop Mode the Buck modulation is PWM, the buck output voltage tolerance and output current capability are like SBC Normal Mode (P_6.5.13 and P_6.5.46).

6.2.2.1 Automatic Transition from PFM to PWM in SBC Stop Mode

If more current is needed, an automatic transition from PFM to PWM mode is implemented. When the Buck regulator output current exceeds the I_{PFM-PWM,TH} threshold, the Buck module changes the modulation to PWM and an INTN event is generated. In addition, the **PFM_PWM** bit on **WK_STAT_0** is set.

In order to set the Buck modulation again in PFM mode, a SBC Stop Mode command has to be write to M_S_CTRL register. This command has to be sent when the required Buck output current is below the I_{PFM-PWM,TH} threshold.

By default, the feature is disable. To enable the automatic transition from PFM to PWM, the **PWM_AUTO** bit in **HW_CTRL_0** has to be set before entering SBC Stop Mode.

When entering SBC Stop Mode, the automatic transition from PFM to PWM mode is activated after the transition time (t_{lag}), during which the Buck regulator loop changes the modulation technique. **Figure 17** shows the timing transition from SBC Normal to Stop Mode.

The transition time \mathbf{t}_{lag} is always implemented in case of transition from PWM to PFM modulation.



DC/DC Regulator




Figure 17 Transition from SBC Normal to SBC Stop Mode

The t_{lag} can be configured via SPI using the PWM_TLAG in HW_CTRL_0 register.

The automatic transition from PFM to PWM can be disabled by setting the **PWM_AUTO** to 0 in the **HW_CTRL_0** register.

6.2.2.2 Manual Transition from PFM to PWM in SBC Stop Mode

The PFM to PWM transition can also be controlled by the microcontroller or an external signal by using the WK pin as a trigger signal in SBC Stop Mode.

When the PWM_BY_WK bit is set to 1, the Buck regulator can be switched from PFM to PWM using the WK pin. A LOW level at the WK pin will switch the Buck converter to PFM mode, a HIGH level will switch the Buck converter to PWM Mode. In this configuration, the transition time t_{lag} is not taken into account because a defined signal from microcontroller or external source is expected.

6.2.2.3 SBC Stop to Normal Mode transition

The microcontroller sends an SPI command to switch from SBC Stop Mode to SBC Normal Mode. In this transition, the Buck regulator changes the modulation from PFM to PWM.

Once the SPI command for the SBC Normal Mode transition is received, the Buck output current is able to rise above the specified maximum Stop Mode current (I_{PFM-PWM.TH}).

If the transition from SBC Stop Mode to SBC Normal Mode is carried out when the Boost is enabled and operating, it will continue to operate without any changes.

6.2.3 Buck behavior in SBC Sleep or Fail Safe Mode

In SBC Sleep or Fail Safe Mode, the Buck and Boost converter are off and not operating. The lowest quiescent current is achievable.

6.2.3.1 SBC Sleep/Fail Safe Mode to SBC Normal Mode transition

In case of a wake-up event from WK pin or transceivers, the SBC will be set to SBC Restart Mode and as soon as the reset is released, into SBC Normal Mode.

In SBC Restart Mode, the Buck regulator is activated and ramping-up. The Boost regulator is activated and ramping-up again (in case the V_S is below the selected threshold) in according the configuration selected in SBC Normal Mode. As soon as the Buck output voltage exceeds the reset threshold, the RSTN pin is released.

Multi-CAN Power+ System Basis Chip



DC/DC Regulator

6.3 Electrical Characteristics

Table 17 Electrical Characteristics

 $T_{\rm j}$ = -40°C to +150°C; $V_{\rm S}$ = 5.5 V to 28 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	r Symbol Values Uni		Unit	Note or	Number		
		Min.	Тур.	Max.		Test Condition	
Buck Regulator							
Output Voltage PWM including Line and Load regulation	V _{CC1,out1}	3.23	3.3	3.37	V	SBC Normal Mode (PWM) $1 \text{ mA} < I_{\text{VCC1}} < 750 \text{ mA}$ $6.5 \text{ V} < V_{\text{S}} < 28 \text{ V}$ Boost Disable	P_6.5.13
Output Voltage PWM including Line and Load regulation	V _{CC1,out1}	3.23	3.3	3.37	V	¹⁾ SBC Normal Mode (PWM) $I_{VCC1} = 400 \text{ mA}$ $V_S = 4 \text{ V}$ Boost Disable	P_6.5.46
Output Voltage PFM including Line and Load regulation	V _{CC1,out2}	3.16	3.3	3.44	V	SBC Stop Mode (PFM) $10 \mu A < I_{VCC1} < I_{PFM}.$ PWM,TH $6.5 V < V_{S} < 28 V$ Boost Disable	P_6.5.14
Output Voltage PFM including Line and Load regulation	V _{CC1,out3}	3.18	3.3	3.39	V	SBC Stop Mode (PFM) $10 \mu A < I_{VCC1} < 50 mA$ $6.5 V < V_{S} < 28 V$ Boost Disable	P_6.5.48
Power Stage on-resistance High-Side	R _{DSON1,HS}	-	-	1.3	Ω	$V_S = 6.5 \text{ V}$ $I_{VS} = 100 \text{ mA}$	P_6.5.3
Power Stage on-resistance Low-Side	R _{DSON1,LS}	-	_	1.3	Ω	I _{BCKSW} = 100 mA	P_6.5.20
Overcurrent peak limitation internal high side	I _{BCK_LIM,TH}	0.85	1.05	1.2	А	V _S > 6.5 V	P_6.5.40
Buck switching frequency	f_{BUK}	405	450	495	kHz	SBC Normal Mode (PWM)	P_6.5.5
Automatic transition PFM to PWM threshold	I _{PFM} - PWM,TH	80	110	150	mA	1) SBC Stop Mode (PFM) 6.5 V < V _S < 28 V	P_6.5.6
Transition time from PWM to PFM	t_{lag}	-	1	-	ms	1) PWM_TLAG=1 (on HW_CTRL_0)	P_6.5.15
Transition time from PWM to PFM	t _{lag}	_	100	_	μs	1) PWM_TLAG=0 (on HW_CTRL_0)	P_6.5.16

Boost Regulator

Multi-CAN Power+ System Basis Chip



DC/DC Regulator

Table 17 **Electrical Characteristics** (cont'd)

 $T_i = -40$ °C to +150°C; $V_S = 5.5$ V to 28 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Boost Voltage 1 including Line and Load regulation	V _{BST1}	6.5	6.7	6.9	V	$V_{SUP} = 3 \text{ V}$ $V_{VS} = 550 \text{ mA}$ Boost enabled BOOST_V = 00_{B}	P_6.5.7
Boost Voltage 2 including Line and Load regulation	V _{BST2}	7.76	8	8.24	V	²⁾ SBC Normal Mode $V_{SUP} = 3V$ $I_{VS} = 450$ mA Boost enabled BOOST_V = 01_B	P_6.5.8
Boost Voltage 3 including Line and Load regulation	V _{BST3}	9.7	10	10.3	V	$V_{SUP} = 3 \text{ V}$ $V_{VS} = 300 \text{ mA}$ Boost enabled BOOST_V = 10_{B}	P_6.5.28
Boost Voltage 4 including Line and Load regulation	V _{BST4}	11.64	12	12.36	V	²⁾ SBC Normal Mode $V_{\text{SUP}} = 3 \text{ V}$ $I_{\text{VS}} = 250 \text{ mA}$ Boost enabled BOOST_V = 11_{B}	P_6.5.31
Boost Switch ON voltage	V _{BST,TH1}	6.50	7	7.30	V	Boost enabled, V_S falling BOOST_V = 00_B	P_6.5.9
Boost Switch ON voltage	V _{BST,TH2}	7.90	8.5	8.90	V	Boost enabled, $V_{\rm S}$ falling BOOST_V = $01_{\rm B}$	P_6.5.18
Boost Switch ON voltage	V _{BST,TH3}	9.80	10.5	10.80	V	Boost enabled, V_S falling BOOST_V = 10_B	P_6.5.34
Boost Switch ON voltage	V _{BST,TH4}	11.7	12.5	13.0	V	Boost enabled, $V_{\rm S}$ falling BOOST_V = $11_{\rm B}$	P_6.5.35
Boost Switch ON/OFF hysteresis	V _{BST,HYS}	0.35	0.5	0.70	V	Boost enabled	P_6.5.10
Overcurrent peak limitation internal switch	I _{BST_LIM,TH}	1.7	2.0	2.3	A	Boost enable V _{SUP} ≥ 3 V	P_6.5.11
Boost switching frequency	f_{BST}	405	450	495	kHz	SBC Normal Mode (PWM)	P_6.5.12

¹⁾ Not subject to production test, specified by design.

²⁾ Values verified in characterization with Boost converter external components specified in Chapter 14.1. No subject to production test; specified by design. Refer to Figure 19 for additional information.



DC/DC Regulator




Figure 18 Maximum DCDC Buck current capability versus V_s

Note: **Figure 18** is based on characterization results overtemperature with external components specified in **Chapter 14.1**.




Figure 19 Maximum DCDC Boost current capability versus V_{SUP}


Note: **Figure 19** is based on simulation results (specified by design), with Boost converter external components specified in **Chapter 14.1**.



External Voltage Regulator

7 **External Voltage Regulator**

7.1 **Block Description**



Functional Block Diagram Figure 20

Functional Features

- Low-drop voltage regulator with external PNP transistor (up to 400 mA with 470 m Ω shunt resistor).
- Four high voltage pins are used: VEXTIN, VEXTB, VEXTSH, VEXTREF.
- Dedicated supply input VEXTIN to supply from V_S or from VCC1 (Buck regulator output voltage) depending on the application.
- Configurable output voltages via SPI: 5.0 V, 3.3 V (default), 1.8 V and 1.2 V.
- \geq 4.7 µF ceramic capacitor at output voltage for stability, with ESR < 150 m Ω @ f = 10 kHz to achieve the voltage regulator control loop stability based on the safe phase margin (bode diagram).
- Overcurrent limitation can be configured with external shunt resistor.

Multi-CAN Power+ System Basis Chip



External Voltage Regulator

7.2 General Description

The external voltage regulator is used as an independent voltage regulator. The **VEXT_VCFG** in **HW_CTRL_1** register set the VEXT output voltage. The **VEXT_ON** in the **M_S_CTRL** register in SBC Normal Mode activates the VEXT voltage regulator.

The regulator will act in the respective SBC Mode as described in **Table 18**.

The maximum current I_{EXT_max} is defined by the shunt used. To protect the VEXT against overtemperature condition, the base driver has a dedicate temperature sensor. For detailed temperature protection features, refer to **Chapter 12.11**.

The status of VEXT is reported in the **SUP_STAT_1** register (for detailed protection features refer to **Chapter 12.10**).

Table 18 External Voltage Regulator State by SBC Mode

SBC Mode	Voltage Regulator Behavior
INIT Mode	OFF
Normal Mode	Configurable
Stop Mode	Fixed
Sleep Mode	Fixed
Restart Mode	Fixed
Fail-Safe Mode	OFF

Note:

The configuration of the VEXT voltage regulator behavior must be implemented immediately when the SBC Normal Mode is reached after power-up of the device. As soon as the bit **VEXT_ON** is set for the first time, the configuration for VEXT cannot be changed anymore. The configuration cannot be changed as long as the device is supplied.

Note:

If the VEXT output voltage is supplying external off-board loads, the application must consider the series resonance circuit built by cable inductance and decoupling capacitor at load. Sufficient damping must be provided (e.g. series resistor with capacitor directly at device or 100 Ω Resistor between PNP collector and VEXTREF with 10 μ F cap on collector (see **Figure 21**).

7.2.1 Functional Description

This regulator offers with VEXT a second supply which could be used as off-board supply e.g. for sensors due to the integrated HV pins VEXTB, VEXTSH, VEXTREF.



External Voltage Regulator




Figure 21 VEXT Hardware Setup

VEXT can be switched ON or OFF but the output voltage configuration cannot no longer be changed once activated.

An overcurrent detection function is realized with the external shunt (see **Chapter 7.4** for calculating the desired shunt value) and output current shunt voltage threshold (**V**_{shunt_threshold}). When this threshold is reached, IEXT is limited and only the overcurrent detection bit **VEXT_OC** is set (no other reactions). This bit can be cleared via SPI once the overcurrent condition is no longer present. If the overcurrent detection feature is not needed, connect the VEXTSH pin to VEXT supply (VEXTIN pin).

If the VEXT is enabled, an undervoltage event is signaled with the bit VREG_UV in the SUP_STAT_0 register.

7.3 External Components

The characterization is done with the BCP52-16 from Infineon (I_{EXT} < 200 mA) and with MJD253 from ON Semi.Other PNP transistors can be used. The functionality must be checked in the application.

Figure 21 shows the hardware set up used.

Table 19 Bill of Materials for VEXT with BCP52-16

Device	Vendor	Reference / Value
C2	Murata	10 μF/10V GCM31CR71A106K64L
RSHUNT	-	1 Ω
T1	Infineon	BCP52-16

Note:

The SBC is not able to ensure a thermal protection of the external PNP transistor. The power handling capabilities for the application must therefore be chosen according to the selected PNP device and according to the PCB layout and the properties of the application to prevent thermal damage.

Multi-CAN Power+ System Basis Chip



External Voltage Regulator

Table 20 Bill of Materials for VEXT with MJD-253

Device	Vendor	Reference / Value
C2	Murata	10 μF/10V GCM31CR71A106K64L
RSHUNT	-	470 mΩ
T1	ON-Semi	MJD253

7.4 Calculation of R_{SHUNT}

The maximum current $I_{\text{EXT_max}}$ where the overcurrent detection bit is set (**VEXT_OC** = 1 on the **SUP_STAT_1** register), is determined by the shunt resistor R_{SHUNT} and the Output Current Shunt Voltage Threshold (**V**_{shunt_threshold}).

The resistor can be calculated as following:

$$R_{SHUNT} = \frac{V_{shunt_threshold}}{I_{EXT_max}}$$
 (7.1)

7.5 Unused Pins

In case the VEXT is not used in the application, connect the unused pins of VEXT as followed:

- Connect VEXTSH, VEXTIN to $V_{\rm S}$ or leave open.
- Leave VEXTB open.
- Leave VEXTREF open.
- Keep VEXT disabled.

Multi-CAN Power+ System Basis Chip



External Voltage Regulator

7.6 Electrical Characteristics

Table 21 Electrical Characteristics

 V_S = 5.5 V to 28 V; T_j = -40°C to +150°C; SBC Normal Mode; all outputs open; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or Test Condition	Number	
		Min.	Min. Typ. Max.					
Parameters indepe	endent from T	est Set-	ир					
External Regulator Control Drive Current Capability	I _{EXTbase}	40	60	80	mA	V _{EXTbase} = 13.5 V	P_7.6.1	
Input Current V _{EXTref}	I _{EXTref}	_	3	10	μΑ	V _{EXTref} = 3.3 V, 5 V, 1.8 V, 1.2 V	P_7.6.2	
Input Current V _{EXT} Shunt Pin	I _{EXTshunt}	1	3	10	μΑ	$V_{\text{EXTshunt}} = V_{\text{S}}$	P_7.6.3	
Output Current Shunt Voltage Threshold	$V_{ m shunt_threshold}$	180	245	310	mV	1)	P_7.6.4	
Leakage current of $V_{\rm EXTbase}$ when VEXT disabled	I _{EXTbase_lk}	_	-	5	μΑ	$V_{\text{EXTbase}} = V_{\text{S}};$ $T_{\text{j}} = 25^{\circ}\text{C}$	P_7.6.7	
Leakage current of $V_{\rm EXTshunt}$ when VEXT disabled	I _{EXTshunt_lk}	_	-	5	μΑ	$V_{\text{EXTshunt}} = V_{\text{S}};$ $T_{\text{j}} = 25^{\circ}\text{C}$	P_7.6.25	
Base to emitter resistor	R _{BE}	120	150	185	kΩ	$V_{\text{EXTbase}} = V_{\text{S}} - 0.3 \text{ V};$ $V_{\text{EXT}} \text{ OFF}$	P_7.6.9	
Active Peak Threshold VEXT (Transition threshold between high-power and low-power mode regulator)	I _{VEXT,Ipeak,r}	-	50	_	μА	²⁾ Drive current $I_{EXTbase}$; $I_{EXTbase}$ rising $V_{S} = 13.5 \text{ V}$; $-40^{\circ}\text{C} < T_{j} < 150^{\circ}\text{C}$	P_7.6.26	
Active Peak Threshold VEXT (Transition threshold between high-power and low-power mode regulator)	I _{VEXT,Ipeak,f}	-	30	_	μА	²⁾ Drive current I_{EXTbase} ; I_{EXTbase} falling $V_{\text{S}} = 13.5 \text{ V}$; $-40^{\circ}\text{C} < T_{\text{j}} < 150^{\circ}\text{C}$	P_7.6.27	
Parameters depen	dent on the Te	est Set-u	ıp (with e	xternal P	NP devic	e MJD-253)		
External Regulator Output Voltage including Line and Load regulation	V _{EXT,out1}	4.9	5	5.1	V	$^{3)}$ SBC Normal Mode; VEXT_VCFG = 00_B $5.5 \text{ V} < V_{\text{INEXT}} < 28 \text{ V}$ $10 \text{ mA} < I_{\text{EXT}} < 400 \text{ mA}$;	P_7.6.10	

Multi-CAN Power+ System Basis Chip



External Voltage Regulator

Table 21 **Electrical Characteristics** (cont'd)

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°C; SBC Normal Mode; all outputs open; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
External Regulator Output Voltage including Line and Load regulation	V _{EXT,out2}	4.8	5	5.2	V	$^{3)}$ SBC Stop, Sleep Mode; VEXT_VCFG =00 _B 5.5 V < V_{INEXT} < 28 V 10 μA < I_{EXT} < 20 mA;	P_7.6.21
External Regulator Output Voltage including Line and Load regulation	V _{EXT,out3}	3.23	3.3V	3.37	V	$^{3)}$ SBC Normal Mode; VEXT_VCFG = 01_B $5.5 \text{ V} < V_{\text{INEXT}} < 28 \text{ V}$ $10 \text{ mA} < I_{\text{EXT}} < 300 \text{ mA}$;	P_7.6.11
External Regulator Output Voltage including Line and Load regulation	V _{EXT,out4}	3.15	3.3V	3.45	V	$^{3)}$ SBC Stop, Sleep Mode; VEXT_VCFG =01 _B 5.5 V < V_{INEXT} < 28 V 10 μA < I_{EXT} < 20 mA;	P_7.6.12
External Regulator Output Voltage including Line and Load regulation	V _{EXT,out5}	1.75	1.8	1.85	V	$^{3)}$ SBC Normal Mode; VEXT_VCFG = 10_B $5.5 \text{ V} < V_{\text{INEXT}} < 28 \text{ V}$ $10 \text{ mA} < I_{\text{EXT}} < 300 \text{ mA}$;	P_7.6.13
External Regulator Output Voltage including Line and Load regulation	V _{EXT,out6}	1.7	1.8	1.9	V	$^{3)}$ SBC Stop, Sleep Mode; VEXT_VCFG =10 _B 5.5 V < V_{INEXT} < 28 V 10 μA < I_{EXT} < 20 mA;	P_7.6.14
External Regulator Output Voltage including Line and Load regulation	V _{EXT,out7}	1.16	1.2	1.24	V	$^{3)}$ SBC Normal Mode; VEXT_VCFG =11 _B $5.5 \text{ V} < V_{\text{INEXT}} < 28 \text{ V}$ $10 \text{ mA} < I_{\text{EXT}} < 300 \text{ mA}$;	P_7.2.22
External Regulator Output Voltage including Line and Load regulation	V _{EXT,out8}	1.15	1.2	1.25	V	$^{3)}$ SBC Stop, Sleep Mode; VEXT_VCFG =11 _B $5.5 \text{ V} < V_{\text{INEXT}} < 28 \text{ V}$ $10 \mu\text{A} < I_{\text{EXT}} < 20 \text{ mA};$	P_7.6.23

¹⁾ Threshold at which the current limitation starts to operate.

²⁾ Not subject to production test, specified by design.

³⁾ Tolerance includes load regulation and line regulation.



8 High Speed CAN Transceiver

8.1 Block Description




Figure 22 Functional Block Diagram

8.2 Functional Description

The Controller Area Network (CAN) transceiver part of the SBC provides high-speed (HS) differential mode data transmission (up to 5 Mb) and reception in automotive and industrial applications. It works as an interface between the CAN protocol controller and the physical bus lines compatible with ISO 11898-2, 11898-5 and ISO11898-6 as well as SAE J2284.

The CAN transceiver offers low power modes to reduce current consumption. This supports networks with partially powered down nodes. To support software diagnostic functions, a CAN Receive-only Mode is implemented.

It is designed to provide excellent passive behavior when the transceiver is switched off (mixed networks, clamp15/30 applications).

A wake-up from the CAN wake capable mode is possible via a message on the bus. Thus, the microcontroller can be powered down or idled and will be woken up by the CAN bus activities.

The CAN transceiver is designed to withstand the severe conditions of automotive applications and to support 12 V applications.

The different transceiver modes can be controlled via the SPI CANx bits.

Figure 23 shows the possible transceiver mode transitions when changing the SBC mode.






Figure 23 CAN Mode Control Diagram

CAN FD Support

CAN FD stands for 'CAN with Flexible Data Rate'. It is based on the well established CAN protocol as specified in ISO 11898-1. CAN FD still uses the CAN bus arbitration method. The benefit is that the bit rate can be increased by switching to a shorter bit time at the end of the arbitration process and then returning to the longer bit time at the CRC delimiter before the receivers transmit their acknowledge bits. See also **Figure 24**. In addition, the effective data rate is increased by allowing longer data fields. CAN FD allows the transmission of up to 64 data bytes compared to the 8 data bytes from the standard CAN.




Figure 24 Bit Rate Increase with CAN FD vs. Standard CAN

CAN FD has to be supported by both the physical layer and the CAN controller. If the CAN controller cannot support CAN FD, then the respective CAN node must at least tolerate CAN FD communication. This CAN FD tolerant mode is implemented in the physical layer.



8.2.1 CAN OFF Mode

The CAN OFF Mode is the default mode after power-up of the SBC. It is available in all SBC Modes and is intended to completely stop CAN activities or when CAN communication is not needed. The CANH/L bus interface acts as a high impedance input with a very small leakage current. In CAN OFF Mode, a wake-up event on the bus will be ignored.

8.2.2 CAN Normal Mode

The CAN Transceiver is enabled via SPI in SBC Normal Mode. CAN Normal Mode is designed for normal data transmission/reception within the HS-CAN network. The mode is only available in SBC Normal Mode or SBC Init Mode if the SBC Development Mode is used. The bus biasing is set to VCAN/2.

Transmission

The signal from the microcontroller is applied to the TXDCANx input of the SBC. The bus driver switches the CANH/L output stages to transfer this input signal to the CAN bus lines.

Enabling sequence

The CAN transceiver requires an enabling time t_{CAN,EN} before a message can be sent on the bus. This means that the TXDCANx signal can only be pulled LOW after the enabling time. If this is not ensured, then the TXDCANx needs to be set back to HIGH (=recessive) until the enabling time is completed. Only the next dominant bit will be transmitted on the bus. Figure 25 shows different scenarios and explanations for CAN enabling.




Figure 25 CAN Transceiver Enabling Sequence

Reduced Electromagnetic Emission

To reduce electromagnetic emissions (EME), the bus driver controls CANH/L slopes symmetrically.

The slope control can be disabled using the CAN_x_Flash bits to achieve bite rate higher than 5 Mb.

Reception

Analog CAN bus signals are converted into digital signals at RXDCANx via the differential input receiver.

8.2.3 CAN Receive Only Mode

In CAN Receive Only Mode (RXD only), the driver stage is de-activated but reception is still operational. This mode is available in SBC Normal and Stop Mode. The bus biasing is set to VCAN/2.



8.2.4 CAN Wake Capable Mode

This mode can be used in SBC Stop, Sleep, Restart and Normal Mode and it is used to monitor bus activities. It is automatically accessed in SBC Fail-Safe Mode. A valid wake-up pattern (WUP) on the bus results in a change of behavior of the SBC, as described in **Table 22**. As a signalization to the microcontroller, the RXDCANx pin is set LOW and will stay LOW until the CANx transceiver is changed to any other mode. After a wake-up event, the transceiver can be switched to CAN Normal Mode for communication using SPI command.

As shown in **Figure 26**, a wake-up pattern is signaled on the bus by two consecutive dominant bus levels for at least $\mathbf{t_{Wake1}}$ (filter time $t > \mathbf{t_{Wake1}}$), each separated by a recessive bus level of less than $\mathbf{t_{Wake2}}$.




Figure 26 WUP detection following the definition in ISO 11898-5

Rearming the Transceiver for Wake Capability

After a bus wake-up event, the transceiver is woken. However, the CANx transceiver mode bits will still show wake capable (='01') so that the RXDCAN signal will be pulled low. There are two possibilities how the CAN transceiver's wake capable mode is enabled again after a wake event:

- The CAN transceiver mode must be toggled, i.e. switched from Wake Capable Mode to CAN Normal Mode, CAN Receive Only Mode or CAN Off, before switching to CAN Wake Capable Mode again.
- Rearming is done automatically when the SBC is changed to SBC Stop, Sleep, or SBC Fail-Safe Mode to
 ensure wake-up capability.

Multi-CAN Power+ System Basis Chip



High Speed CAN Transceiver

Note:

It is not necessary to clear the CAN wake-up bit CAN_x_WU to become wake capable again. It is sufficient to toggle the CAN mode.

Wake-Up in SBC Stop and Normal Mode

In SBC Stop Mode, if a wake-up is detected, it is always signaled by the INTN output and in the **WK_STAT_0**, **WK_STAT_2** SPI registers. It is also signaled by RXDCANx pulled to low. The same applies for the SBC Normal Mode. The microcontroller should set the device from SBC Stop Mode to SBC Normal Mode; there is no automatic transition to SBC Normal Mode.

For functional safety reasons, the watchdog will be automatically enabled in SBC Stop Mode after a bus wake event in case it was disabled before (if bit **WD_EN_WK_BUS** was configured to HIGH before).

Wake-Up in SBC Sleep Mode

Wake-up is possible via a CAN message (filter time t > t_{Wake1}). The wake-up automatically transfers the SBC into the SBC Restart Mode and from there to Normal Mode the corresponding RXDCANx pin in set to LOW. The microcontroller is able to detect the low signal on RXDCANx and to read the wake source out of the WK_STAT_0 or WK_STAT_2 register via SPI. No interrupt is generated when coming out of SBC Sleep Mode. The microcontroller can now for example switch the CAN transceiver into CAN Normal Mode via SPI to start communication.

Table 22 Action due to CAN Bus Wake-Up

SBC Mode	SBC Mode after Wake	VCC1	INTN	RXD
Normal Mode	Normal Mode	ON	LOW	LOW
Stop Mode	Stop Mode	ON	LOW	LOW
Sleep Mode	Restart Mode	Ramping Up	HIGH	LOW
Restart Mode	Restart Mode	ON	HIGH	LOW
Fail-Safe Mode	Restart Mode	Ramping up	HIGH	LOW

8.2.5 TXD Time-out Feature

If the TXDCANx signal is dominant for a time $t > \mathbf{t}_{\mathsf{TXD_CAN_TO}}$, in CAN Normal Mode, the TXD time-out function deactivates the transmission of the signal at the bus. This is implemented to prevent the bus from being blocked permanently due to an error. The transmitter is disabled and the transceiver is switched to Receive Only Mode. The failure is stored in the SPI flag CAN_x_FAIL. The CAN transmitter stage is activated again after the dominant time-out condition is removed and the transceiver is automatically switched back to CAN Normal Mode. The transceiver configuration stays unchanged.

8.2.6 Bus Dominant Clamping

If the HS-CAN bus signal is dominant for a time $t > \mathbf{t_{BUS_CAN_TO}}$, regardless of the CAN transceiver mode a bus dominant clamping is detected and the SPI bit CAN_x_FAIL is set. The transceiver configuration stays unchanged.

8.2.7 Undervoltage Detection

The voltage at the CAN supply pin is monitored in CAN Normal Mode and CAN Receiver Only Mode. In case of VCAN undervoltage, the bit $VCAN_{UV}$ is set and the SBC disables the transmitter stage. If the undervoltage condition is not present anymore (VCAN > $V_{CAN_{UV},f}$), the transceiver is automatically switched back to CAN Normal Mode. The transceiver configuration stays unchanged.

Multi-CAN Power+ System Basis Chip



High Speed CAN Transceiver

Electrical Characteristics 8.3

Electrical Characteristics

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
CAN Supply Voltage	ı	"					ı
CAN Supply undervoltage detection threshold	V _{CAN_UV,f}	4.5	-	4.75	V	CAN Normal Mode; VCAN falling;	P_8.3.1
CAN Bus Receiver							
Differential Receiver Threshold Voltage, recessive to dominant edge	$V_{\rm diff,rd_N}$	-	0.80	0.90	V	$V_{\rm diff} = V_{\rm CANH} - V_{\rm CANL};$ -12 V \le VCM(CAN) \le +12 V; CAN Normal Mode	P_8.3.2
Dominant state differential input voltage range	V _{diff_D_range}	0.9	_	8.0	V	1) $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}};$ -12 V \leq VCM(CAN) \leq +12 V; CAN Normal Mode	P_8.3.60
Differential Receiver Threshold Voltage, dominant to recessive edge	V _{diff,dr_N}	0.50	0.60	-	V	$V_{\rm diff} = V_{\rm CANH} - V_{\rm CANL};$ -12 V \leq VCM(CAN) \leq +12 V; CAN Normal Mode	P_8.3.3
Recessive state differential input voltage range	V _{diff_R_range}	-3.0	_	0.5	V	1) $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}};$ -12 V \leq VCM(CAN) \leq +12 V; CAN Normal Mode	P_8.3.61
Common Mode Range	CMR	-12	_	12	V	1)	P_8.3.4
CANH, CANL Input Resistance	R _i	20	40	50	kΩ	CAN Normal / Wake capable Mode; -2 V ≤ VCANH/L ≤ +7 V Recessive state	P_8.3.5
Differential Input Resistance	R _{diff}	40	80	100	kΩ	CAN Normal / Wake capable Mode; -2 V ≤ VCANH/L ≤ +7 V Recessive state	P_8.3.6
Input Resistance Deviation between CANH and CANL	DRi	-3	-	3	%	1) Recessive state VCANH = VCANL =5 V	P_8.3.7
Input Capacitance CANH, CANL versus GND	C _{in}	_	20	40	pF	$^{2)}V_{TXD} = 5 V$	P_8.3.8
Differential Input Capacitance	C _{diff}	_	10	20	pF	$^{2)}V_{TXD} = 5 V$	P_8.3.9

Multi-CAN Power+ System Basis Chip



High Speed CAN Transceiver

Electrical Characteristics (cont'd) Table 23

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Wake-up Receiver Threshold Voltage, recessive to dominant edge	$V_{\rm diff,rd_W}$	-	0.8	1.15	V	-12 V ≤ VCM(CAN) ≤ +12 V; CAN Wake Capable Mode	P_8.3.10
Wake-up Receiver Dominant state differential input voltage range	V _{diff,D_range_} w	1.15	_	8.0	V	1) -12 V ≤ VCM(CAN) ≤ +12 V; CAN Wake Capable Mode	P_8.3.62
Wake-up Receiver Threshold Voltage, dominant to recessive edge	$V_{ m diff,dr_W}$	0.4	0.7	-	V	-12 V ≤ VCM(CAN) ≤ +12 V; CAN Wake Capable Mode	P_8.3.11
Wake-up Receiver Recessive state differential input voltage range	$V_{ m diff,R_range_W}$	-3.0	-	0.4	V	1) -12 V ≤ VCM(CAN) ≤ +12 V; CAN Wake Capable Mode	P_8.3.63
CAN Bus Transmitter					•		
CANH/CANL Recessive Output Voltage (CAN Normal Mode)	V _{CANL/H_NM}	2.0	-	3.0	V	CAN Normal Mode; $V_{TXD} = V_{IO}$; no load	P_8.3.12
CANH/CANL Recessive Output Voltage (CAN Wake Capable Mode)	V _{CANL/H_LP}	-0.1	-	0.1	V	CAN Wake Capable Mode; $V_{TXD} = V_{IO}$; no load	P_8.3.13
CANH, CANL Recessive Output Voltage Difference $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}}$	V _{diff_r_N}	-500	-	50	mV	CAN Normal Mode $V_{TXD} = V_{IO}$; no load	P_8.3.14
CANH, CANL Recessive Output Voltage Difference $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}}$	V _{diff_r_W}	-100	-	100	mV	CAN Wake Capable Mode; $V_{TXD} = V_{IO}$; no load	P_8.3.15
CANL Dominant Output Voltage	V_{CANL}	0.5	-	2.25	V	CAN Normal Mode; $V_{TXD} = 0 \text{ V};$ $50 \Omega \leq R_L \leq 65 \Omega$	P_8.3.16
CANH Dominant Output Voltage	V_{CANH}	2.75	-	4.5	V	CAN Normal Mode; $V_{\text{TXD}} = 0 \text{ V};$ $50 \Omega \leq R_{\text{L}} \leq 65 \Omega$	P_8.3.17
CANH, CANL Dominant Output Voltage Difference $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}}$	$V_{\mathrm{diff_d_N}}$	1.5	2.0	2.5	V	CAN Normal Mode; $V_{\text{TXD}} = 0 \text{ V};$ $50 \Omega \leq R_{\text{L}} \leq 65 \Omega$	P_8.3.18

Multi-CAN Power+ System Basis Chip



High Speed CAN Transceiver

Electrical Characteristics (cont'd) Table 23

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
CANH, CANL Dominant Output Voltage Difference $V_{\rm diff} = V_{\rm CANH} - V_{\rm CANL}$ on extended bus load range	$V_{ m diff_d_N}$	1.5	-	5.0	V	¹⁾ CAN Normal Mode; $V_{TXD} = 0$ V; $R_L = 2240$ Ω	P_8.3.58
CANH, CANL output voltage difference slope, recessive to dominant	V _{diff_slope_rd}	_	_	70	V/us	$^{1)}$ 30% to 70% of measured differential bus voltage, $C_L = 100 \text{ pF}, R_L = 60 \Omega$	P_8.3.47
CANH, CANL output voltage difference slope, dominant to recessive	$V_{ m diff_slope_dr}$	-	-	70	V/us	$^{1)}$ 70% to 30% of measured differential bus voltage, $C_L = 100 \text{ pF}, R_L = 60 \Omega$	P_8.3.48
CANH Short Circuit Current	I _{CANHsc}	-100	-80	-50	mA	CAN Normal Mode; V _{CANHshort} = -3 V	P_8.3.20
CANL Short Circuit Current	/ _{CANLsc}	50	80	100	mA	CAN Normal Mode V _{CANLshort} = 18 V	P_8.3.21
Leakage Current (unpowered device)	I _{CANH,Ik} I _{CANL,Ik}	-	5	7.5	μА	$V_{\rm S} = V_{\rm CAN} = 0 \text{ V};$ $0 \text{ V} < V_{\rm CANH,L} \le 5 \text{ V};$ $^{3)} R_{\rm test} = 0 / 47 \text{ k}\Omega$	P_8.3.22
Receiver Output RXD				•			
HIGH level Output Voltage	$V_{RXD,H}$	0.8 × V _{IO}	_	-	V	CAN Normal Mode I _{RXD(CAN)} = -2 mA;	P_8.3.23
LOW Level Output Voltage	$V_{RXD,L}$	_	_	0.2 × V _{IO}	V	CAN Normal Mode $I_{RXD(CAN)} = 2 \text{ mA};$	P_8.3.24
Transmission Input TXD	•						
HIGH Level Input Voltage Threshold	$V_{TXD,H}$	_	-	0.7 × V ₁₀	V	CAN Normal Mode recessive state	P_8.3.25
LOW Level Input Voltage Threshold	$V_{TXD,L}$	0.3 × V _{IO}	_	-	V	CAN Normal Mode dominant state	P_8.3.26
TXD Input Hysteresis	$V_{TXD,hys}$	-	0.12 × V _{IO}	-	mV	1)	P_8.3.27
TXD Pull-up Resistance	R_{TXD}	20	40	80	kΩ	-	P_8.3.28
CAN Transceiver Enabling Time	$t_{CAN,EN}$	8	13	18	μs	8) CSN = HIGH to first valid transmitted TXD dominant	P_8.3.29

Multi-CAN Power+ System Basis Chip



High Speed CAN Transceiver

Electrical Characteristics (cont'd) Table 23

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Dynamic CAN-Transceiver (haracteris	tics					1
Driver Symmetry $V_{\text{SYM}} = V_{\text{CANH}} + V_{\text{CANL}}$	V _{SYM}	4.5	-	5.5	V	1)4) CAN Normal Mode; $V_{TXD} = 0 \text{ V} / 5 \text{ V};$ $V_{CAN} = 5 \text{ V};$ $C_{SPLIT} = 4.7 \text{ nF};$ $50 \Omega \le R_L \le 60 \Omega$	P_8.3.19
Min. Dominant Time for Bus Wake-up	t _{Wake1}	0.5	1.2	1.8	μs	-12 V ≤ VCM(CAN) ≤ +12 V; CAN Wake capable Mode	P_8.3.30
Wake-up Time-out, Recessive Bus	t _{Wake2}	0.5	-	10	ms	⁸⁾ CAN Wake capable Mode	P_8.3.31
WUP Wake-up Reaction Time	t _{wu_wup}	-	-	100	μs	⁵⁾⁶⁾⁸⁾ Wake-up reaction time after a valid WUP on CAN bus;	P_8.3.32
ISO: Loop Delay (recessive to dominant)	$t_{\rm loop,f}$	-	150	255	ns	CAN Normal Mode $C_L = 100 \text{ pF};$ $R_L = 60 \Omega;$ $C_{RXD} = 15 \text{ pF}$ (see Figure 27)	P_8.3.33
ISO: Loop Delay (dominant to recessive)	$t_{\mathrm{loop,r}}$	-	150	255	ns	CAN Normal Mode $C_L = 100 \text{ pF};$ $R_L = 60 \Omega;$ $C_{RXD} = 15 \text{ pF}$ (see Figure 27)	P_8.3.34
Propagation Delay TXD LOW to bus dominant	$t_{d(L),T}$	_	50	-	ns	CAN Normal Mode $C_L = 100 \text{ pF};$ $R_L = 60 \Omega;$ (see Figure 27)	P_8.3.35
Propagation Delay TXD HIGH to bus recessive	$t_{d(H),T}$	-	50	-	ns	CAN Normal Mode $C_L = 100 \text{ pF};$ $R_L = 60 \Omega;$ (see Figure 27)	P_8.3.36
Propagation Delay bus dominant to RXD LOW	$t_{\sf d(L),R}$	-	100	-	ns	CAN Normal Mode $C_L = 100 \text{ pF};$ $R_L = 60 \Omega;$ $C_{RXD} = 15 \text{ pF}$ (see Figure 27)	P_8.3.37

Multi-CAN Power+ System Basis Chip



High Speed CAN Transceiver

Electrical Characteristics (cont'd) Table 23

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Propagation Delay bus recessive to RXD HIGH	$t_{\sf d(H),R}$	-	100	-	ns	CAN Normal Mode $C_L = 100 \text{ pF};$ $R_L = 60 \Omega;$ $C_{RXD} = 15 \text{ pF}$ (see Figure 27)	P_8.3.38
Received Recessive bit width CAN FD up to 2 Mbps	$t_{ m bit(RXD)}$	400	-	550	ns	CAN Normal Mode $C_{L} = 100 \text{ pF}$ $R_{L} = 60 \Omega$ $C_{RXD} = 15 \text{ pF}$ $t_{bit(TXD)} = 500 \text{ ns}$ Parameter definition in according to Figure 28.	P_8.3.45
Transmitted Recessive bit width CAN FD up to 2 Mbps	t _{bit(BUS)}	435	-	530	ns	CAN Normal Mode $C_L = 100 \text{ pF}$ $R_L = 60 \Omega$ $C_{\text{RXD}} = 15 \text{ pF}$ $t_{\text{bit}(\text{TXD})} = 500 \text{ ns}$ Parameter definition in according to Figure 28.	P_8.3.52
Received Recessive bit width CAN FD up to 5 Mbps	$t_{ m bit(RXD)}$	120	-	220	ns	CAN Normal Mode $C_{L} = 100 \text{ pF}$ $R_{L} = 60 \Omega$ $C_{RXD} = 15 \text{ pF}$ $t_{\text{bit(TXD)}} = 200 \text{ ns}$ Parameter definition in according to Figure 28.	P_8.3.46
Transmitted Recessive bit width CAN FD up to 5 Mbps	t _{bit(BUS)}	155	-	210	ns	CAN Normal Mode $C_{L} = 100 \text{ pF}$ $R_{L} = 60 \Omega$ $C_{RXD} = 15 \text{ pF}$ $t_{bit(TXD)} = 200 \text{ns}$ Parameter definition in according to Figure 28.	P_8.3.53

Multi-CAN Power+ System Basis Chip



High Speed CAN Transceiver

Table 23 Electrical Characteristics (cont'd)

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°C; 4.75 V < $V_{\rm CAN}$ < 5.25 V; $R_{\rm L}$ = 60 Ω ; CAN Normal Mode; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Receiver timing symmetry ⁷⁾ CAN FD up to 2 Mbps	Δt_{Rec}	-65	-	40	ns	⁷⁾ CAN Normal Mode $C_L = 100 \text{ pF}$ $R_L = 60 \Omega$ $C_{RXD} = 15 \text{ pF}$ $t_{bit(TXD)} = 500 \text{ ns}$ Parameter definition according to Figure 28.	P_8.3.39
Receiver timing symmetry CAN FD up to 5 Mbps	Δt_{Rec}	-45	-	15	ns	⁷⁾ CAN Normal Mode $C_L = 100 \text{ pF}$ $R_L = 60 \Omega$ $C_{RXD} = 15 \text{ pF}$ $t_{bit(TXD)} = 200 \text{ ns}$ Parameter definition according to Figure 28 .	P_8.3.43
TXD Permanent Dominant Time-out	$t_{TXD_CAN_TO}$	-	2	-	ms	8) CAN Normal Mode	P_8.3.40
BUS Permanent Dominant Time-out	t _{BUS_CAN_TO}	_	2	-	ms	8) CAN Normal Mode	P_8.3.41
Time-out for bus inactivity	t _{SILENCE}	0.6	_	1.2	S	8)	P_8.3.44

- 1) Not subject to production test, specified by design.
- 2) Not subject to production test, specified by design, S2P Method; f = 10 MHz.
- 3) R_{test} between $V_{\text{S}}/V_{\text{CAN}}$ and 0 V (GND).
- 4) V_{SYM} shall be observed during dominant and recessive state and also during the transition from dominant to recessive and vice versa while TxD is simulated by a square signal (50% duty cycle) a frequency of 1 MHz.
- 5) Wake-up is signalized via INTN pin activation in SBC Stop Mode and via VCC1 ramping up with wake from SBC Sleep Mode.
- 6) Time starts with end of last dominant phase of WUP.
- 7) $\Delta t_{Rec} = t_{bit(RXD)} t_{bit(BUS)}$
- 8) Not subject to production test, tolerance defined by internal oscillator tolerance.



High Speed CAN Transceiver




Figure 27 Timing Diagrams for Dynamic Characteristics




Figure 28 From ISO 11898-2: t_{Loop} , $t_{Bit(TXD)}$, $t_{Bit(RXD)}$ Definition



Wake Input

9 **Wake Input**

9.1 **Features**




Figure 29 **Wake Input Block Diagram**

Features

- One HIGH-voltage inputs with V_{WKth} threshold voltage.
- Wake-up capability for power saving modes.
- Switch feature for DC/DC Mode (PFM/PWM) in SBC Stop Mode.
- Sensitive for level changes LOW to HIGH and HIGH to LOW.
- Pull-up and Pull-down current, selectable via SPI.
- In SBC Normal and Stop Mode, the WK pin level can be read via SPI.

9.2 **Functional Description**

The SBC can wake up following a voltage level change at the wake input. The WK input pin is sensitive to level changes. This means that both transitions, HIGH to LOW and LOW to HIGH, result in SBC signalling (see also Figure 30). The signal is created in one of the following ways:

- By triggering the interrupt in SBC Normal and SBC Stop Mode.
- By waking up the device in SBC Sleep and SBC Fail-Safe Mode.



Wake Input




Figure 30 Wake Input Threshold Levels and Hysteresis

The wake-up capability, using WK pin, can be enabled or disabled via SPI command.

When the WK is enabled (WK_EN set to 1 on WK_CTRL_1 register), the device wakes up from Sleep Mode with a HIGH to LOW or LOW to HIGH transition on the WK pin. In SBC Stop and Normal Mode, an Interrupt will be generated after t_{FWK} (filter time). In SBC Fail-Safe Mode, the WK is automatically selected as wake-up source and the device will always go to SBC Restart Mode with a HIGH to LOW or LOW to HIGH transition. The wake source for WK pin can be read in the register WK_STAT_0 at the bit WK_WU. The state of the WK pin (LOW or HIGH) can always be read in SBC Normal and Stop Mode at the bit WK on register WK_LVL_STAT.

The WK pin can also be configured as a selection pin for PFM / PWM mode in SBC Stop Mode using the bit PWM_BY_WK of register HW_CTRL_0. In this case a LOW level at the WK pin will switch the Buck converter to PFM mode, a HIGH level will switch the Buck converter to PWM Mode maintaining the SBC in SBC Stop Mode. The filter time is not taken into account because a defined signal is expected (refer to Chapter 6.2.2.2).

In case that the **PWM_BY_WK** is used, it is still possible to use the WK pin to wake-up from SBC Sleep Mode to SBC Normal Mode.

Figure 31 shows a typical wake-up timing:




Figure 31 Wake-up Filter Timing for Static Sense

9.2.1 Wake Input Configuration

To ensure a defined and stable voltage level at the internal comparator input, it is possible to configure an integrated current source via the SPI register **WK_PUPD_CTRL**.

Table 24 shows the possible pull-up and pull-down current configuration.



Wake Input

Table 24 Pull-Up / Pull-Down Resistor

WK_PUPD_1	WK_PUPD_0	Output Current	Note
0	0	no current	WK is floating if left open (default setting)
		source	
0	1	pull-down	WK input internally pulled to GND
		current	
1	0	pull-up current	WK input internally pulled to 5V
1	1	automatic switching	If a HIGH level is detected, the pull-up current is activated If low level is detected, the pull down current is activated.

Note: If there is no pull-up or pull-down configured on the WK input, then the respective input should be tied to GND or V_S on board to avoid unintended floating and waking of the pin.




Figure 32 Illustration for Pull-Up / Down Current Sources with Automatic Switching Configuration

Multi-CAN Power+ System Basis Chip



Wake Input

9.3 Electrical Characteristics

Table 25 Electrical Characteristics

 T_j = -40°C to +150°C T_j = -40°C to +150°C; V_S = 5.5 V to 28 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note or Test Condition	Numbe r
		Min.	Тур.	Max.			
WK Input Pin characteristics			1				1
Wake-up/monitoring threshold voltage	$V_{ m WKth}$	2	3	4	V	Falling and rising edge included	P_9.3.1
Threshold hysteresis	$V_{\rm WKNth,hys}$	0.1	_	0.7	V	2)	P_9.3.2
WK pin Pull-up Current	I _{PU_WK}	-20	-10	-3	μΑ	<i>V</i> _{WK_IN} = 4 V	P_9.3.3
WK pin Pull-down Current	I _{PD_WK}	3	10	20	μΑ	V _{WK_IN} = 2 V	P_9.3.4
Input leakage current	I _{LK,l}	-2	_	2	μΑ	$0 \text{ V} < V_{\text{WK_IN}} < V_{\text{S}} + 0.3 \text{ V}^{1)}$	P_9.3.5
Timing			·		•		
Wake-up filter time	t _{FWK}	12	16	20	μs	2)	P_9.3.6

¹⁾ With pull-up, pull down current disabled.

²⁾ Not subject to production test; specified by design.



Interrupt Function

10 Interrupt Function

10.1 Block and Functional Description




Figure 33 Interrupt Block Diagram

The interrupt is used to signal wake-up events in real time to the microcontroller. The interrupt block is designed as a push/pull output stage as shown in **Figure 33**. An interrupt is triggered and the INTN pin is pulled low (active low) for $\mathbf{t_{INTN}}$ in SBC Normal and Stop Mode and it is released again once $\mathbf{t_{INTN}}$ is expired. The minimum HIGH-time of INTN between two consecutive interrupts is $\mathbf{t_{INTD}}$. An interrupt does not automatically cause a SBC mode change.

The following wake-up events will be signalized via INTN:

- All wake-up events stored in the wake status SPI register WK_STAT_0 and WK_STAT_2.
- If the bit CANTO_x is set and if it was not masked out.
- The VBAT (at pin VBSENSE) monitoring threshold is triggered.
- An interrupt is only triggered if the respective function is also enabled as a wake source.
- Automatic transition from PFM to PWM mode in SBC Stop Mode.

The register **WK_LVL_STAT** is not generating interrupt events.

In addition to this behavior, an INTN will be triggered when the SBC is sent to SBC Stop Mode and not all bits were cleared in the WK_STAT_0 and WK_STAT_2registers.

The SPI status registers are updated at every falling edge of the INTN pulse. All interrupt events are stored in the respective register (except the register **WK_LVL_STAT**) until the register is read and cleared via an SPI command. The interrupt behavior is shown in **Figure 34**.



Interrupt Function




Figure 34 Interrupt Signaling Behavior

Multi-CAN Power+ System Basis Chip



Interrupt Function

Electrical Characteristics 10.2

Table 26 **Interrupt Output**

 $V_{\rm S}$ = 6 V to 28 V; $T_{\rm i}$ = -40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol Val			s	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Interrupt output; Pin INT	N		ii.	<u>"</u>			<u>"</u>
INTN HIGH Output Voltage	$V_{\rm INTN,H}$	0.8 × V _{IO}	-	-	V	I _{INTN} = -2 mA; INTN = OFF	P_10.2.1
INTN LOW Output Voltage	$V_{\rm INTN,L}$	-	-	0.2 × V _{IO}	V	I _{INTN} = 2 mA; INTN = ON	P_10.2.2
INTN Pulse Width	t _{INTN}	80	100	120	μs	1)	P_10.2.3
INTN Pulse Minimum Delay Time	t_{INTD}	80	100	120	μs	1) Between consecutive pulses	P_10.2.4
Configuration Select; Pin	INTN			<u>.</u>			
Config Pull-down Resistance	R _{CFG}	-	250	-	kΩ	V _{INTN} = 5 V	P_10.2.5
Config Select Filter Time	t _{CFG_F}	6	8	10	μs	1)	P_10.2.6

¹⁾ Not subject to production test; specified by design.



Fail Output

11 Fail Output

11.1 Functional Description




Figure 35 Fail Output Block Diagram

The Fail Output consists of a failure logic block and one LOW-side switch. In case of a failure, the FO output is activated and the SPI bit **FO_ON_STATE**, in the register **DEV_STAT**, is set.

The Failure Output is activated due to the following failure conditions.

Failure Conditions

- After one or two Watchdog Trigger failures depending on the configuration.
- Thermal Shutdown TSD2.
- VIO short to GND.
- VIO overvoltage in case that VIO_OV_RST bit is set.
- After four consecutive VIO undervoltage detection.

Configurations

Four different configurations can be selected. The selection is done using the pin INTN and the SPI bit CFG2.

Table 27 Reasons for Fail

Config	Event	Fail-Safe Mode Entered	SPI CFG2 bit	INTN pin
1	1 × watchdog failure	no	1	External pull-up
2	1 × watchdog failure	yes	1	No ext. pull-up

Multi-CAN Power+ System Basis Chip



Fail Output

Table 27 Reasons for Fail (cont'd)

Config	Event	Fail-Safe Mode Entered	SPI CFG2 bit	INTN pin
3	2 × watchdog failure	no	0	External pull-up
4	2 × watchdog failure	yes	0	No ext. pull-up

In order to deactivate the Fail Output, the failure conditions (e.g. TSD2) must not be present anymore and the bit **FO_ON_STATE** needs to be cleared via SPI command.

In case of Watchdog fail, the deactivation of the Fail Output is only allowed after a successful WD trigger, i.e. the **FO_ON_STATE** bit must be cleared.

Note:

The Fail Output pin is triggered for any of the above described failure and not only for failures leading to the SBC Fail-Safe Mode.

Multi-CAN Power+ System Basis Chip



Fail Output

Electrical Characteristics 11.2

Table 28 **Interrupt Output**

 $V_{\rm S}$ = 6 V to 28 V; $T_{\rm i}$ = -40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol	ol Values		Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition	
Fail Output; Pin FO/TEST	1	1		<u> </u>	"		<u> </u>
FO LOW output voltage (active)	$V_{\rm FO,L}$	_	0.6	1	V	I _{FO} = 5 mA	P_11.2.1
FO HIGH output leakage current (inactive)	I _{FO,H}	0	-	2	μΑ	V _{FO} = 28 V	P_11.2.2
FO/TEST HIGH-input voltage threshold	V _{TEST,H}	_	-	3.5	V	-	P_11.2.3
FO/TEST LOW-input voltage threshold	$V_{TEST,L}$	1.5	-	-	V	-	P_11.2.4
FO/Pull-up Resistance at pin TEST	R _{TEST}	2.5	5	10	kΩ	1) V _{TEST} = 0 V	P_11.2.6
FO/TEST Input Filter Time	t_{TEST}	52	64	81	μs	1)	P_11.2.7

¹⁾ Not subject to production test; specified by design.



Supervision Functions

12 Supervision Functions

12.1 Reset Function




Figure 36 Reset Block Diagram

12.1.1 Reset Output Description

The reset output pin RSTN provides a reset information to the microcontroller, e.g. when the VIO voltage falls below the undervoltage threshold $V_{\text{RT1/2/3/4}}$. In case of a reset event due to an undervoltage on V_{IO} , the reset output RSTN is pulled to LOW after the filter time $\mathbf{t_{RF}}$ and stays LOW as long as the reset event is present plus a reset delay time $\mathbf{t_{RD1}}$. When connecting the SBC to battery voltage, the reset signal remains LOW initially. When the output voltage V_{IO} has reached the default reset threshold $\mathbf{V_{RT1,f}}$, the reset output RSTN is released to HIGH after the reset delay time $\mathbf{t_{RD1}}$. A reset can also occur due to a Watchdog trigger failure. The reset threshold can be adjusted via SPI; the default reset threshold is $\mathbf{V_{RT1,f}}$. The RSTN pin has an integrated pull-up resistor. In case reset is triggered, RSTN will pull LOW for $V_{\text{S}} \ge \mathbf{V_{POR,f}}$.

The RSTN trigger timing regarding the VIO undervoltage and watchdog trigger is shown in Figure 37.




Figure 37 Reset Timing Diagram

Multi-CAN Power+ System Basis Chip



Supervision Functions

12.1.2 Soft Reset Description

In SBC Normal and Stop Mode, It is also possible to trigger a Soft Reset via an SPI command in order to bring the SBC into a defined state in case of failures. In this case the microcontroller must send an SPI command and set the MODE bits to '11' in the M_S_CTRL register. As soon as this command becomes valid, the SBC is set back to SBC Init Mode and all SPI registers are set to their default values (see SPI Chapter 13.5 and Chapter 13.6).

As soon as the SBC is in SBC Init Mode due to a software reset, it is possible to change the device configuration according to the FO/Test, INTN pins and **CFG2** bit value. For more information, refer to **Chapter 5.1.1**.

Two different soft reset configurations are possible via the SPI bit **SOFT_RESET_RSTN**:

- The reset output (RSTN) is triggered when the soft reset is executed (default setting, the same reset delay time t_{RD1} applies).
- The reset output (RSTN) is not triggered when the soft reset is executed.

Note: The device must be in SBC Normal Mode or SBC Stop Mode when sending this command. Otherwise, the command will be ignored.

12.2 Watchdog

The watchdog is used to monitor the software execution of the microcontroller and to trigger a reset if the microcontroller stops serving the watchdog due to a lock up in the software.

Two different types of watchdog functions are implemented and can be selected via the bit **WD_WIN** on the **WD_CTRL** register:

- Time-Out Watchdog (default value).
- · Window Watchdog.

The respective watchdog function can be selected and programmed in SBC Normal Mode. The configuration remains unchanged in SBC Stop Mode.

Refer to Table 29 to match the SBC Modes with the respective Watchdog Modes.

Table 29 Watchdog Functionality by SBC Modes

SBC Mode	Watchdog Mode	Remarks
INIT Mode	Start with Long Open Window	Watchdog starts with Long Open Window after RSTN is released.
Normal Mode	WD Programmable	Window Watchdog, Time-Out watchdog or switched OFF for SBC Stop Mode.
Stop Mode	Watchdog is fixed or OFF	
Sleep Mode	OFF	SBC will start with Long Open Window when entering Normal Mode.
Restart Mode	OFF	SBC will start with Long Open Window when entering Normal Mode.
Fail-Safe Mode	OFF	SBC will start with Long Open Window when entering Normal Mode.

Watchdog timing is programmed via an SPI command. As soon as the Watchdog is programmed, the timer starts with the new setting and the Watchdog must be served.

The Watchdog is triggered by sending a valid SPI command with write access to **WD_CTRL** register. The trigger SPI command is executed when the Chip Select input (CSN) becomes HIGH.

Multi-CAN Power+ System Basis Chip



Supervision Functions

When coming from SBC Init, Restart or in certain cases Stop Mode, the watchdog timer starts with a long open window.

The long open window (t_{LW}) allows the microcontroller to run its initialization sequences and then to trigger the Watchdog via the SPI.

The watchdog timer period can be selected via the watchdog timing bit field (**WD_TIMER** on **WD_CTRL** register) and it is in the range of 10 ms up to 1000 ms. The timer setting is valid for both watchdog types.

The following Watchdog timer periods are available:

- · WD Setting 1: 10 ms
- · WD Setting 2: 20 ms
- WD Setting 3: 50 ms
- WD Setting 4: 100 ms
- WD Setting 5: 200 ms (reset value)
- WD Setting 6: 500 ms
- WD Setting 7: 1000 ms

In case of a watchdog reset, SBC Restart Mode is started or SBC Fail-Safe Mode is entered according to the configuration and **WD_FAIL** bits are set.

Once the RSTN goes HIGH again, the watchdog immediately starts with a long open window and the SBC enters automatically in SBC Normal Mode.

In SBC Development Mode, no reset is generated due to watchdog failure; the watchdog is OFF.

In case of 3 consecutive resets due to WD fail, it is possible in config 1/3 not to generate additional resets by setting the MAX_3_RST bit on WD_CTRL register.

12.2.1 Time-Out Watchdog

The time-out watchdog is an easier and less secure watchdog than a window watchdog as the watchdog trigger can become active at any time within the configured watchdog timer period.

A correct watchdog service immediately results in starting a new watchdog timer period. Taking the tolerances of the internal oscillator into account leads to the safe trigger area defined in **Figure 38**.




Figure 38 Time-Out Watchdog Definitions

Multi-CAN Power+ System Basis Chip



Supervision Functions

If the time-out watchdog period elapses, a watchdog reset is created by setting the reset output RSTN LOW and the SBC switches to SBC Restart or SBC Fails-Safe Mode.

12.2.2 Window Watchdog

Compared to the time-out watchdog, the characteristic of the window watchdog is that the watchdog timer period is divided between a closed and an open window. The watchdog must be triggered inside the open window.

A correct watchdog trigger results in starting the window watchdog period by a closed window followed by an open window.

The watchdog timer period is at the same time the typical trigger time and defines the middle of the open window.

Taking the oscillator tolerances into account leads to a safe trigger area of:

 $t_{\text{WD}} \times 0.72 < \text{safe trigger area} < t_{\text{WD}} \times 1.20$.

The typical closed window is defined to a width of 60% of the selected window watchdog timer period. Taking the tolerances of the internal oscillator into account leads to the timings as defined in **Figure 39**.

A correct Watchdog service immediately results in starting the next closed window.

Should the trigger signal meet the closed window or should the watchdog timer period elapse, a watchdog reset is created by setting the reset output RSTN LOW and the SBC switches to SBC Restart or Fail-Safe Mode.




Figure 39 Window Watchdog Definitions

12.2.3 Checksum

A checksum bit is part of the SPI command to trigger the watchdog and to set the watchdog setting. The sum of the 8 bits in the register **WD_CTRL** needs to be even. This is realized by either setting the bit **CHECKSUM** to "0" or "1". If the checksum is wrong, the SPI command is ignored (watchdog not triggered, settings not changed) and the bit **SPI_FAIL** is set.

The checksum is calculated by taking all 8 data bits into account.

(12.1)

 $CHKSUM = Bit15 \oplus ... \oplus Bit8$

infineon

Supervision Functions

12.2.4 Watchdog during Stop Mode

The watchdog can be disabled via SPI in Stop Mode.

For safety reasons, there is a special sequence to be ensured in order to disable the watchdog as described in Figure 40. Two dedicated SPI bits (WD_STM_EN_0 and WD_STM_EN_1) in the registers WD_CTRL and WK CTRL 0.

If this sequence is not fulfilled, then the bit WD_STM_EN_1 will be cleared and the sequence has to be started again. As soon as the SBC is set to SBC Normal Mode, then the bits WD_STM_EN_1 and WD_STM_EN_0 are cleared and this sequence must be followed again to switch OFF the watchdog.

The watchdog can be enabled by triggering the watchdog in SBC Stop Mode or by switching back to SBC Normal Mode via SPI. In both cases, the watchdog will start with a long open window and the bits WD_STM_EN_1 and WD_STM_EN_0 are cleared. After the long open window, the watchdog has to be served as configured in the WD_CTRL register.




Figure 40 Watchdog Disabling Sequence

Note: The bit **WD_STM_EN_0** will be cleared automatically when the sequence is started and it was "1" before.

12.2.4.1 Watchdog Start in SBC Stop Mode due to BUS Wake

In SBC Stop Mode the watchdog can be disabled. In addition a feature can be enabled to start the watchdog with any BUS wake during Stop Mode. The feature is enabled by setting the bit **WD_EN_WK_BUS**. The bit can only be changed in SBC Normal Mode and needs to be programmed before entering SBC Stop Mode: it is not reset by the SBC. The sequence described in **Chapter 12.2.4** needs to be followed to disable the WD.

With the function enabled, the watchdog will start again with any wake on CANx. The wake on CANx will generate an interrupt and the RXDCANx is pulled to low. The watchdog starts a with long open window. The watchdog can be triggered in SBC Stop Mode or the SBC can be switched to SBC Normal Mode. To disable the watchdog again, the SBC needs to be switched to Normal Mode and the sequence needs to be sent again.

The sequence is shown in Figure 41.



Supervision Functions




Figure 41 Watchdog Disabling Sequence (with wake via BUS)

12.3 $V_{\rm S}$ Power ON Reset

When powering up, the device detects the V_S Power ON Reset when $V_S > \mathbf{V_{POR,f}}$, and the **POR** is set to indicate that all SPI registers are set to POR default setting. The Buck regulator starts up. The RSTN output is kept LOW and is only released when VIO has exceeded $\mathbf{V_{RT1,r}}$ and after $\mathbf{t_{RD1}}$ has elapsed.

If $V_S < V_{POR,f}$, an internal reset is generated and the SBC is switched OFF. The SBC will restart in SBC INIT Mode when $V_S > V_{POR,r}$ rising. Timing behavior is shown in **Figure 42**.



Supervision Functions




Figure 42 Ramp up / down example of Supply Voltage

12.4 Measurement Interface

The measurement interface is sensing the voltage on WK and VBSENSE pin, converting to digital using a 8 bit SAR high input voltage analog to digital converter and store the value in **ADC_STAT**.

The input selection (between WK pin or VBSENSE pin) is made by ADC_SEL bit on HW_CTRL_1 register.

The feature is available only in SBC Normal Mode. In SBC Stop, Sleep and Fail Safe Mode, the feature is automatically disabled to reduce current consumption. **Figure 43** shows the block diagram.




Figure 43 Measure Interface: basic concept implementation.

infineon

Supervision Functions

12.5 Fast Battery Voltage Monitoring

A battery monitoring feature is implemented in the TLE9278-3BQX V33 in order to provide a fast signalization path to the microcontroller in case of low battery voltage condition.

The block diagram is shown in **Figure 44**. The functionality is as follows:

- The battery voltage is monitored on the dedicated pin VBSENSE (see also the application diagram in **Chapter 14.1**).
- If the voltage falls below the selected threshold, an interrupt is triggered at the INTN pin and the bit **VBAT_UV_LATCH** in the register **WK_STAT_2** is set.
- The bit can be cleared via an SPI if the voltage is above the thresholds again.
- The bit **VBAT_UV_STATE** in the register **WK_LVL_STAT** is showing the actual level of the comparator output, i.e. if the battery voltage is below or above the selected monitoring threshold.
- The monitoring threshold can be selected via SPI bit with VBSENSE_CFG in the WK_CTRL_0 register. The
 feature can be enable in SBC Normal, Stop and Restart Mode using VBSENSE_EN bit on the WK_CTRL_0
 register. Four thresholds are available: VBSENSEO,f····VB
- The Fast Battery voltage monitoring feature is filtered with the time t_F VBSENSE.




Figure 44 Fast Battery Voltage Monitoring Block Diagram

12.6 VBSENSE Boost deactivation

In case of low battery voltage conditions, where the Boost module can operate out of nominal functional range, it is possible to disable the boost and supply the VS pin only with the output boost capacitor.

The BST_VB_UV_ OFF bit enable this feature.

As soon as the battery voltage is crossing the **Boost_{OFF,th}** threshold, the boost is disabled and **VB_UV_BST** is set.

The Boost is automatically enabled when the VBSENSE is crossing **Boost**_{ON,th} threshold.

The **VB_UV_BST** bit has to be cleared manually.

Multi-CAN Power+ System Basis Chip



Supervision Functions

12.7 VIO Undervoltage and Undervoltage Prewarning

A first-level voltage detection threshold is implemented as a prewarning for microcontroller. The prewarning event is signaled with the bit **VIO_WARN**. No other actions are taken.

As described in **Chapter 12.1** and shown in **Figure 45**, when the VIO voltage reaches the undervoltage threshold (V_{RTx}), a reset will be triggered (RSTN pulled 'LOW'), the bit **VIO_UV** is set and the SBC will enter SBC Restart Mode.

Note: The VIO_WARN and VIO_UV bits are not set in SBC Sleep Mode as VIO = 0 V in this case.




Figure 45 VIO Undervoltage Timing Diagram

An additional safety mechanism is implemented to avoid repetitive VIO undervoltage resets:

- A counter is increased for every consecutive VIO undervoltage event.
- The counter is active in SBC Init, Normal and Stop Mode and as $V_S > V_{S,UV}$.
- A 4th consecutive VIO undervoltage events will lead to SBC Fail-Safe Mode entry and to setting the bit VIO_UV_FS.
- The counter is cleared when:
 - SBC Fail-Safe Mode is entered.
 - The bit **VIO_UV** is cleared.
 - A Soft Reset is triggered.

Note: It is recommended to clear the **VIO_UV** bit once it was set and detected.

12.8 VIO Overvoltage

For fail safe reasons, a configurable VIO overvoltage detection feature is implemented.

In case the V_{10,0V,r} threshold is crossed, the SBC triggers following measures depending on the configuration:

- The bit VIO_OV is always set.
- If the bit VIO_OV_RST is set in config 1/3, then SBC Restart Mode is entered. The FO output is activated.
 After the reset delay time (t_{RD1}), the SBC Restart Mode is exited and SBC Normal Mode is resumed even if the VIO overvoltage event is still present (see also Figure 46). The VIO_OV_RST bit is cleared automatically.
- If the bit VIO_OV_RST is set in config 2/4, then SBC Fail-Safe Mode is entered and FO output is activated.

Multi-CAN Power+ System Basis Chip



Supervision Functions

If the VIO_OV_RST bit is not set, one overvoltage event on VIO pin will set the VIO_OV bit but no reset is generated and FO remains OFF. The SBC doesn't change the SBC mode.




Figure 46 VIO Overvoltage Timing Diagram

12.9 VIO Short Circuit

The following protection feature is implemented for VIO:

When VIO stays below the undervoltage threshold VRTx for more than t_{VIO,SC}, the SBC enters SBC Fail-Safe Mode and turns off VCC1. This feature is available only if V_s > V_{s,uv}. In addition the SPI status bit VIO_SC is set. The SBC can exited SBC Fail Safe Mode via a wake-up event on CANx and/or WK pin.

12.10 VEXT Undervoltage

Following protection feature is implemented for VEXT:

If VEXT drops below the V_{EXT,UV} threshold, the SPI bit VREG_UV is set and can only be cleared via SPI.

Note: The **VREG_UV** flag is not set during turn-on or turn-off of VEXT.

12.11 Thermal Protection

The thermal protection mechanism is designed in such a way that the individual modules (VCC1, CANx, Boost and VEXT) can remain active on as long as possible in case of high temperature. The following thermal protection features are available and signaled via SPI:

- Thermal Prewarning T_{iPW}
- Overtemperature Protection:
 - Overtemperature shut down with 2 levels of priority (TSD1 for peripherals and TSD2 for microcontroller supply).
 - The **TSD1** status bit is a combination of CANx, Boost and VEXT thermal shutdown.
 - The TSD2 status bit is related to VCC1.
 - If the VEXT base driver sensor detected that T_{jTSD1} has been reached, it is switched OFF as an initial protection measure. The control bits (VEXT_ON bits on M_S_CTRL register) are reset and the bits VEXT_OT and TSD1 are set. The other output stages are not affected if their T_{jTSD1} threshold is not reached. When the overtemperature event is not present anymore, the VEXT must be switched ON by setting the VEXT_ON bit.

Multi-CAN Power+ System Basis Chip



Supervision Functions

- If one of the CANx output stages reaches the T_{jTSD1} temperature threshold, then the transmitter is switched OFF individually as first-level protection measure. The respective control bits are not reset and the TSD1 and CAN_x_FAIL bits are set. The CANx drivers are automatically switched on again when the overtemperature condition is no longer present. The user has to reset the BUS_STAT_0 and BUS_STAT_2 registers via SPI.
- If VCC1 reaches the T_{jTSD2} temperature threshold, the SBC is sent to SBC Fail-Safe Mode. The SBC stays in SBC Fail-Safe Mode for at least t_{TSD2} (typ.1s) after the TSD2 event is not present anymore. The VCC1_OT is set. The default wake sources CANx and WK are enabled together with the Fail Safe output.
- Boost Switched OFF in case of TSD1 along with the BOOST_OT bit. The Boost has to activate again setting the BOOST_EN after the thermal shutdown event.
- Once the respective bits (**TSD1**, **TSD2**) are set, they can be cleared via SPI if the condition is not present anymore.

12.11.1 Temperature Prewarning

As a next level of thermal protection a temperature prewarning is implemented if the main supply VCC1 reaches the thermal prewarning temperature threshold T_{jpw} . Then the status bit TPW is set. This bit can only be cleared via SPI once the overtemperature is not present anymore. The thermal prewarning is only active if the VCC1 is in PWM mode.

Multi-CAN Power+ System Basis Chip



Supervision Functions

12.12 Electrical Characteristics

Table 30 Electrical Specification

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
VIO Monitoring, Reset Gen	erator with	VIO = VC	C1 = 3.3 V	/; Pin RS	TN		
Undervoltage Prewarning Threshold Voltage	V _{PW,f}	3.0	3.1	3.2	V	VIO falling, VIO_WARN bit is set	P_12.10.57
Undervoltage Prewarning Threshold Voltage	$V_{\rm PW,r}$	3.10	3.2	3.27	V	VIO rising	P_12.10.58
Reset Threshold Voltage RT1,f	V _{RT1,f}	2.95	3.05	3.15	V	Default setting; VIO falling	P_12.10.34
Reset Threshold Voltage RT1,r	V _{RT1,r}	3.0	3.1	3.2	V	Default setting; VIO rising	P_12.10.35
Reset Threshold Voltage RT2,f	V _{RT2,f}	2.5	2.6	2.7	V	SPI option; VIO falling	P_12.10.36
Reset Threshold Voltage RT2,r	V _{RT2,r}	2.55	2.65	2.75	V	SPI option; VIO rising	P_12.10.37
Reset Threshold Voltage RT3,f	V _{RT3,f}	2.2	2.3	2.4	V	SPI option; V _S ≥ 4 V; VIO falling	P_12.10.38
Reset Threshold Voltage RT3,r	V _{RT3,r}	2.25	2.35	2.45	V	SPI option; V _S ≥ 4 V; VIO rising	P_12.10.39
Reset Threshold Voltage RT4,f	V _{RT34f}	2.0	2.1	2.2	V	SPI option; V _S ≥ 4 V; VIO falling	P_12.10.55
Reset Threshold Voltage RT4,r	V _{RT4,r}	2.05	2.15	2.25	V	SPI option; $V_S \ge 4 \text{ V}$; VIO rising	P_12.10.56
VIO Monitoring, Overvolta	ge detectio	n					
VIO Overvoltage Detection Threshold	$V_{\rm IO,OV,r}$	3.5	3.63	3.75	V	1) Rising VIO PCFG = GND	P_12.10.41
VIO Overvoltage Detection Threshold	$V_{\rm IO,OV,f}$	3.45	3.56	3.7	V	1) Falling VIO PCFG = GND	P_12.10.45
VIO Overvoltage filter time	t _{VIO,OV}	12	15	21	μs	1)	P_12.10.60

Multi-CAN Power+ System Basis Chip



Supervision Functions

Electrical Specification (cont'd) Table 30

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or	Number
		Min.	Typ.	Max.		Test Condition	
VIO Monitoring, Reference	Supply Und	ervoltag	e detect	ion			
VS Undervoltage Detection Threshold	V _{S,UV}	3.7	4	4.4	V	Supply UV supervision for VIO PCFG = open; includes rising and falling threshold	P_12.10.43
VIO Short to GND Filter Time	$t_{ m VIO,SC}$	3.2	4	4.8	ms	1)	P_12.10.10
Electrical Characteristics R	STN						
Reset LOW Output Voltage	V _{RSTN,LOW}	_	0.2	0.4	V	$I_{RSTN} = 1 \text{ mA for}$ $V_{IO} \ge 1 \text{ V}$	P_12.10.12
Reset HIGH Output Voltage	V _{RSTN,HIGH}	0.7 × V _{IO}	-	V _{IO} + 0.3 V	V	/ _{RSTN} = -20 μA	P_12.10.13
Reset Pull-up Resistor	R _{RSTN}	10	20	40	kΩ	$V_{RSTN} = 0 \text{ V}$	P_12.10.14
Reset Filter Time	t_{RF}	4	10	26	μs	$^{1)}V_{IO} < V_{RT1\times}$ to RSTN = L	P_12.10.15
Reset Delay Time	t_{RD1}	1.5	2	2.5	ms	1)2)	P_12.10.16
VEXT Monitoring	1			- 1	"		1
V _{EXT} Undervoltage Detection	$V_{EXT,UV}$	4.5	4.6	4.75	V	5 V option VEXT_VCFG=00 _B falling	P_12.10.17
V _{EXT} Undervoltage Detection	$V_{EXT,UV}$	2.65	2.85	3.00	V	3.3 V option VEXT_VCFG=01 _B falling	P_12.10.46
V _{EXT} Undervoltage Detection	$V_{EXT,UV}$	1.45	1.52	1.6	V	1.8 V option VEXT_VCFG=10 _B falling	P_12.10.61
V _{EXT} Undervoltage Detection	$V_{EXT,UV}$	0.94	1.03	1.1	V	1.2 V option VEXT_VCFG=11 _B falling	P_12.10.62
V _{EXT} Undervoltage detection hysteresis	V _{EXT,UV, hys}	20	100	250	mV	1)	P_12.10.63
Watchdog Generator	1						1
Long Open Window	t_{LW}	160	200	240	ms	1)	P_12.10.18
Internal Oscillator	f_{CLKSBC}	0.8	1.0	1.2	MHz		P_12.10.19
Minimum Waiting Time dur		-Safe Mo	ode	•	•		
Min. waiting time in Fail-Safe	$t_{\sf FS,min}$	80	100	120	ms	1)3)	P_12.10.20
Power-ON Reset, Over-/Und		Protection	on	•	•		
$\overline{V_{\rm s}}$ Power ON reset rising	$V_{POR,r}$	4.5	_	5	V	V _s increasing	P_12.10.21

Multi-CAN Power+ System Basis Chip



Supervision Functions

Table 30 Electrical Specification (cont'd)

 V_S = 5.5 V to 28 V; T_j = -40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
V _s Power ON reset falling	$V_{\rm POR,f}$	-	_	3	V	$V_{\rm s}$ decreasing	P_12.10.22
Battery Voltage Monitoring			·				
VBSENSE Monitoring Threshold 0	V _{BSENSE0,f}	7.5	8.0	8.5	V	VBSENSE decreasing	P_12.10.24
VBSENSE Monitoring Threshold 1	V _{BSENSE1,f}	5.7	6.0	6.3	V	VBSENSE decreasing	P_12.10.25
VBSENSE Monitoring Threshold 2	V _{BSENSE2,f}	4.2	4.5	4.8	V	VBSENSE decreasing	P_12.10.26
VBSENSE Monitoring Threshold 3	V _{BSENSE3,f}	3.2	3.5	3.8	V	VBSENSE decreasing	P_12.10.27
VBSENSE Monitoring Threshold Hysteresis	V _{BSENSE,hys}	50	100	200	mV	1)	P_12.10.28
VBSENSE Monitoring Filter Time	t _{F_VBSENSE}	13	16	21	μs	1)	P_12.10.48
VBSENSE Boost deactivation threshold	Boost _{OFF,th}	1.5	1.75	2	V	VBSENSE falling	P_12.10.49
VBSENSE Boost activation threshold	Boost _{ON,th}	2.5	2.75	3	V	VBSENSE rising	P_12.10.80
Overtemperature Shutdow	n	- 1				1	-
Thermal Prewarning ON Temperature	$T_{\rm jPW}$	125	145	165	°C	1)	P_12.10.29
Thermal Shutdown TSD1	$T_{\rm jTSD1}$	165	185	200	°C	1)	P_12.10.30
Thermal Shutdown TSD2	$T_{\rm jTSD2}$	165	185	200	°C	1)	P_12.10.31
Thermal Shutdown Hysteresis	T _{HYS}	-	20	-	°C	1)	P_12.10.81
Deactivation time after thermal shutdown TSD2	t_{TSD2}	0.8	1	1.2	S	1)	P_12.10.32
Measurement Interface					<u> </u>		
Resolution	_		8		Bits	Input voltage full scale = 0V39 V	P_12.10.70
Guarantee offset error	-	-1	-	+1	LSB	Input voltage full scale = 0V39 V	P_12.10.71
Gain error	-	-1.5	_	1.5	%FSR	Full scale range	P_12.10.72
Differential non-linearity (DNL)	_	-1.5	-	1.5	LSB	Input voltage full scale = 0 V39 V	P_12.10.73
Integral non-linearity (INL)	_	-1.5	-	1.5	LSB	Input voltage full scale = 0 V39 V	P_12.10.74

¹⁾ Not subject to production test; specified by design.

Multi-CAN Power+ System Basis Chip



Supervision Functions

- 2) The reset delay time will start when VIO crosses above the selected VRTx threshold.
- 3) This time applies for all failure entries except a device thermal shutdown (TSD2 has a 1 s waiting time t_{TSD2}).



Serial Peripheral Interface

13 Serial Peripheral Interface

13.1 SPI Protocol Description

The 16-bit wide Control Input Word is read via the data input SDI, which is synchronized with the clock input CLK provided by the microcontroller. The output word appears synchronously at the data output SDO (see Figure 47). The transmission cycle begins when the chip is selected by the input CSN (Chip Select Not), LOW active. After the CSN input returns from LOW to HIGH, the word that has been read is interpreted according to the content. The SDO output switches to tristate status (HIGH impedance) at this point, thereby releasing the SDO bus for other use. The state of SDI is shifted into the input register with every falling edge on CLK. The state of SDO is shifted out of the output register after every rising edge on CLK. The SPI of the SBC is not daisy-chain capable.




Figure 47 SPI Data Transfer Timing (note the reversed order of LSB and MSB shown in this figure compared to the register description)

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

13.2 Failure Signalization in the SPI Data Output

When the microcontroller sends a wrong SPI command to the SBC, the SBC ignores the information. Wrong SPI commands are either invalid SBC mode commands or commands which are prohibited by the state machine to avoid undesired device or system states (see below). In this case the diagnosis bit 'SPI_FAIL' is set and the SPI Write command is ignored (mostly no partial interpretation). This bit can only be reset by actively clearing it via a SPI command.

Invalid SPI Commands leading to SPI_FAIL are listed below:

- Illegal state transitions: going from SBC Stop to SBC Sleep Mode. In this case the SBC additionally enters
 the SBC Restart Mode.
 - Trying to go to SBC Stop or SBC Sleep mode from SBC Init Mode. In this case SBC Normal Mode is entered.
- Uneven parity in the data bit of the **WD_CTRL** register. In this case either the watchdog trigger is ignored or the new watchdog settings are ignored.
- In SBC Stop Mode: attempting to change any SPI settings, e.g. changing the watchdog configuration during SBC Stop Mode.
 - the SPI command is ignored in this case.
 - The following are allowed in SBC Stop Mode: WD trigger, returning to SBC Normal Mode, triggering a SBC Soft Reset, set to SBC Stop Mode (to return from PWM to PFM following an automatic Buck mode transition) and Read & Clear status register commands are valid SPI commands in SBC Stop Mode.
- When entering SBC Stop Mode and **WK_STAT_0** and **WK_STAT_2** are not cleared; **SPI_FAIL** will not be set but the INTN pin will be triggered.
- When changing from SBC Stop to Normal Mode, any attempt to change the bits on the M_S_CTRL register will be ignored (SBC remains in SBC Stop Mode). Only VIO_OV_RST and VIO_RT set the SPI_FAIL bit.
- SBC Sleep Mode: attempt to go to Sleep Mode when all bits in the BUS_CTRL_0, BUS_CTRL_2,
 BUS_CTRL_3 and WK_CTRL_1 registers are cleared (i.e. no wake sources are activated). In this case the
 SPI_FAIL bit is set and the SBC enters SBC Restart Mode.
 - Even though the SBC Sleep Mode command is not entered in this case, the rest of the command (e.g modifying VEXT) is executed and the values stay unchanged during SBC Restart Mode.
 - Note: at least one wake source must be activated in order to avoid a deadlock situation in SBC Sleep Mode, i.e. the SBC would not be able to wake up anymore.
 - No failure handling occurs for the attempt to go to SBC Stop Mode when all bits in the registers **BUS_CTRL_0**, **BUS_CTRL_3** and **WK_CTRL_1** are cleared because the microcontroller can leave this mode via SPI.
- After the first VEXT on command, the VEXT_VCFG bits can no longer be changed. if the microcontroller
 tries to modify the VEXT_VCFG bits, then the rest of the command is executed but VEXT_VCFG will remain
 unchanged.
- The Boost output voltage can be changed only if BOOST_EN is set to 0. If the Boost output voltage is
 changed with BOOST_EN=1, the SPI_FAIL bit is set and the SPI command is ignored.
- SDI stuck at HIGH or LOW, e.g. SDI received all '0' or all '1'.

Signalization of the ERR flag in the SPI data output (see Figure 47):

The ERR flag presents an additional diagnosis possibility for the SPI communication. The ERR flag is being set for the following conditions:

- In case the number of received SPI clocks is not 0 or 16.
- In case RSTN is LOW and SPI frames are being sent at the same time.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Note:

In order to read the SPI ERR flag property, CLK must be low when CSN is triggered, i.e. the ERR bit is not valid if the CLK is high on a falling edge of CSN.

The number of received SPI clocks is not 0 or 16:

The number of received input clocks is supervised to be 0 or 16 clock cycles and the input word is discarded in case of a mismatch (0 clock cycle to enable ERR signalization). The error logic also recognizes if CLK was high during the CSN edges. Both errors, 0 bit and 16 bit CLK mismatch or CLK high during CSN edges are flagged in the following SPI output by a "HIGH" at the data output (SDO pin, bit ERR) before the first rising edge of the clock is received. The error logic also recognizes if CLK was HIGH during CSN edges. The entire SPI command is ignored in these cases.

RSTN is LOW and SPI frames are being sent at the same time:

The ERR flag will be set when the RSTN pin is triggered (during SBC Restart Mode) and SPI frames are being sent to the SBC at the same time. The behavior of the ERR flag signaled at the next SPI command when the condition below are present:

- If the command begins when RSTN is HIGH and ends when RSTN is LOW.
- If an SPI command is sent while RSTN is LOW.
- If an SPI command begins when RSTN is LOW and ends when RSTN is HIGH.

And the SDO output will behave as follows:

- When RSTN is LOW, SDO is always HIGH.
- When SPI command begins with RSTN is LOW and ends when RSTN is HIGH, then the SDO should be ignored because wrong data will be sent.

Note: It is possible to quickly check for the ERR flag without sending any data bits. i.e. only the CSN is pulled

low and SDO is observed - no SPI clocks are sent in this case.

Note: The ERR flag could also be set after the SBC has entered SBC Fail-Safe Mode because SPI

communication stops immediately.

(infineon

Serial Peripheral Interface

13.3 SPI Programming

For TLE9278, 7 bits are used for the address selection (6...0). Bit 7 is used to control the SPI Access, i.e. to decide between Read Only (if set to '0') and Read_Clear (if set to '1') for the status bits, and between Write (if set to '1') and Read Only (if set to '0') for configuration bits. For the actual configuration and status information, 8 data bits (15...8) are used.

Writing, clearing and reading is done byte wise. SPI configuration and status bits are not cleared automatically and must be cleared by the microcontroller, e.g. if the TSD2 was set due to overtemperature. The configuration bits will be partially automatically cleared by the SBC (refer to the description of the individual registers for detailed information). During SBC Restart, Sleep or Fail-Safe mode, the SPI communication is ignored by the SBC, i.e. it is not interpreted.

There are two types of SPI registers:

- Control registers: Those are the registers to configure the SBC, e.g. SBC mode, watchdog trigger, etc.
- Status registers: Those are the registers where the status of the SBC is signalled, e.g. wake-up events, warnings, failures, etc.

For the status registers, the requested information is given in the same SPI command in DO.

For the control registers, also the status of the respective bit is shown in the same SPI command, but if the setting is changed this is only shown with the next SPI command (it is only valid after CSN HIGH) of the same register.

The SBC status information from the SPI status registers, is transmitted in a compressed way with each SPI response on SDO in the so called Status Information Field register (see also **Figure 48**).




Figure 48 SPI Operation Mode

The purpose of this register is to quickly signal the information to the microcontroller if there was a change in one of the SPI status registers. In this way, the microcontroller does not need to read constantly all the SPI status registers but only those registers, which were changed. Each bit in the Status Information Field

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

represents a SPI status register or a combinational OR of two status registers (see **Table 31**). As soon as one bit is set in one of the status registers, the respective bit in the Status Information Field register is set. The register **WK_LVL_STAT** is not included in the status information field. This is listed in **Table 31**:

Table 31 Status Information Field

Status Information Bit	Symbol Address Bit	Status Register
0	100 0001	SUP_STAT_0 & SUP_STAT_1 (Combinational OR): Supply Status (VCC1 and VEXT), POR
1	100 0010	THERM_STAT: Thermal Protection Status
2	100 0011	DEV_STAT : Device Status - Mode before Wake, WD Fail, SPI Fail, Failure
3	100 0100	BUS_STAT_0: Bus Failure Status: CANO, VCAN
4	100 0101	BUS_STAT_2 & BUS_STAT_3 (Combinational OR): Bus Failure Status: CAN1, CAN2 and CAN3
5	100 0110	WK_STAT_0: Wake Source Status for CANO, WK, Timer and PFM-to-PWM transition
6	100 1001	WK_STAT_2: Wake Source Status for CAN1, CAN2, CAN3, and VBAT_UV
7	100 1100	SMPS_STAT: SMPS Status

For example if bit 2 in the Status Information Field is set to 1, one or more bits of the register **DEV_STAT** is set to 1. Then this register needs to be read in a second SPI command. The bit in the Status Information Field will be set to 0 when all bits in the register **DEV_STAT** are set back to 0.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

13.4 SPI Bit Mapping

13.4.1 SPI Mapping Structure

Figure 49 and Figure 49 show the mapping of the SPI bits and the respective registers.

Depending on bit 7, the bits are only read or also written. The Control Registers '000 0001' to '011 1111' are READ/WRITE Registers.

The new setting of the bit after write can be seen with the next read / write command. An exception are the registers '011 101x', which are Read Only registers needed for the oscillator re-configuration.

The registers '100 0000' to '111 1110' are Status Registers and can be read or read with clearing the bit (if possible) depending on bit 7. To clear a Data Byte of one of the Status Registers, bit 7 must be set to 1. The register **WK_LVL_STAT** is an exception as it shows the actual voltage level at the respective pin (LOW/HIGH) and thus can not be cleared.

When changing to a different SBC Mode, certain configurations and status bits will be modified by the SBC:

- The SBC Mode bits are updated to the actual status, e.g. when returning to SBC Normal Mode.
- In SBC Sleep Mode the CANx control bits will be modified in CANx wake capable if they were ON before. FO will stay activated if it was triggered before.
- In general, the configurations is only possible in SBC Normal Mode. Diagnosis are also active in SBC Stop Mode (e.g. UV, OT). VEXT can be also active in Low power mode (Stop/Sleep).
- Depending on the respective configuration, CANx transceivers will be either OFF, woken or still wake capable.

13.4.2 SPI Register Banking

The CAN Selective Wake configuration registers consume a lot of address space but do not need to be accessed very often.

Therefore, the CAN Selective Wake configuration for the CAN modules is managed by banking. The respective bank is selected via the **CAN_SWK** bits in **BUS_CTRL_3**. All registers with the attribute "banked", as shown in **Chapter 13.4.3**, will then be accessible for the selected CAN module.

The Status Registers for the CAN Selective wake are not banked to allow a quick diagnosis.



Serial Peripheral Interface

13.4.3 SPI Mapping Tables

		7	60
Register Short Name	banked	Access Control	Address A6A0
CONTROL	BECL		A0A0
M S CTRL	no	read/write	0000001
HW CTRL 0	no	read/write	0000010
WD_CTRL	no	read/write	0000011
BUS_CTRL_0	no	read/write	0000100
WK_CTRL_0 WK CTRL 1	no no	read/write read/write	0000110
WK_CTRL_T	no	read/write	0001111
BUS_CTRL_2	no	read/write	0001010
BUS_CTRL_3	no	read/write	0001011
TIMER_CTRL	no	read/write	0001100
HW_CTRL_1 SYS STAT CTRL	no no	read/write read/write	0001110
		EGISTERS	0011110
SWK_CTRL	yes	read/write	0100000
SWK_BTL1_CTRL	yes	read/write	0100001
SWK_BTL2_CTRL	yes	read/write	0100010
SWK_ID3_CTRL	yes	read/write	0100011
SWK_ID2_CTRL SWK ID1 CTRL	yes	read/write	0100100
SWK_IDT_CTRL	yes yes	read/write read/write	0100101
SWK_MASK_ID3_CTRL	yes	read/write	0100111
SWK_MASK_ID2_CTRL	yes	read/write	0101000
SWK_MASK_ID1_CTRL	yes	read/write	0101001
SWK_MASK_ID0_CTRL	yes	read/write	0101010
SWK_DLC_CTRL	yes	read/write	0101011
SWK_DATA7_CTRL SWK DATA6 CTRL	yes	read/write read/write	0101100
SWK_DATA6_CTRL	yes yes	read/write	0101101
SWK DATA4 CTRL	yes	read/write	0101111
SWK_DATA3_CTRL	yes	read/write	0110000
SWK_DATA2_CTRL	yes	read/write	0110001
SWK_DATA1_CTRL	yes	read/write	0110010
SWK_DATA0_CTRL	yes	read/write	0110011
SWK_CAN_FD_CTRL SWK_TRIM & CO	yes NFIG F	read/write	0110100 S
SWK OSC TRIM CTRL	no	read/write	0111000
SWK_OPT_CTRL	no	read/write	0111001
SWK_OSC_CAL_H_STAT	no	read	0111010
SWK_OSC_CAL_L_STAT	no	read	0111011
SWK_CDR_CTRL1	yes	read/write	0111100
SWK_CDR_CTRL2 SWK_CDR_LIMIT_HIGH_CTRL	yes yes	read/write read/write	01111101
SWK_CDR_LIMIT_LOW_CTRL	yes	read/write	0111111
	REGIS		
SUP_STAT_1	no	read/clear	1000000
SUP_STAT_0	no	read/clear	1000001
THERM_STAT	no	read/clear	1000010
DEV_STAT	no	read/clear	1000011
BUS_STAT_0 WK_STAT_0	no no	read/clear read/clear	1000100
WK_STAT_0 WK_LVL_STAT	no	read	1000110
WK_STAT_2	no	read/clear	1001001
BUS_STAT_2	no	read/clear	1001010
BUS_STAT_3	no	read/clear	1001011
SMPS_STAT	no	read/clear read/clear	1001100
ADC_STAT SELECTIVE WAKE	STATU		1011000
SWK STAT 3	no	read	1100100
SWK_ECNT_STAT_3	no	read	1100101
SWK_CDR_STAT_3_1	no	read	1100110
SWK_CDR_STAT_3_0	no	read	1100111
SWK_STAT_2	no	read	1101000
SWK_ECNT_STAT_2 SWK_CDR_STAT_2_1	no no	read read	1101001 1101010
SWK_CDR_STAT_2_1	no	read	1101010
SWK_STAT_1	no	read	11011100
SWK_ECNT_STAT_1	no	read	1101101
	no	read	1101110
SWK_CDR_STAT_1_1	1	read	1101111
SWK_CDR_STAT_1_0	no		1110000
SWK_CDR_STAT_1_0 SWK_STAT_0	no	read	
SWK_CDR_STAT_1_0 SWK_STAT_0 SWK_ECNT_STAT_0	no no	read	1110001
SWK_CDR_STAT_1_0 SWK_STAT_0 SWK_ECNT_STAT_0 SWK_CDR_STAT_0_1	no no no	read read	1110001 1110010
SWK_CDR_STAT_1_0 SWK_STAT_0 SWK_ECNT_STAT_0	no no no	read	1110001 1110010 1110011

Figure 49 SPI Register Mapping

TLE9278-3BQX V33 Multi-CAN Power+ System Basis Chip

infineon

Serial Peripheral Interface

M S CTRL	reserved TIMER WK EN Preserved FEST RS TEAN TEAN TEAN TEAN TEAN TEAN TEAN TEAN	D5	reserved PWM BY WK WD EN WK BUS reserved WBSENSE CFG 0 RESERVED CAN2 1 CAN 0 FLASH reserved reserved reserved SYS STAT 4 LECTIVE W F CANTO MASK TBIT 4 SP 4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID25 MASK ID17 MASK ID2 MASK ID2 TESERVED MASK ID2 TESERVED MASK ID2 TESERVED DATA7 4 DATA5 4	D3 REGISTERS reserved PWM AUTO MAX 3 RST reserved reserved reserved CAN2 0 CAN3 FLASH PSST V1 SYS STAT 3 KE REGIST reserved DOST V 1 BIT 3 SP 3 ID24 ID16 ID8 ID1 MASK ID24 MASK ID10 MASK ID2 MASK ID10 MASK ID2 MASK ID1	VIC OV RST Tesserved WD TIMER 2 CAND 2 WD STM EN 1 reserved reserved CAN1 2 CAN3 2 TIMER PER 2 BOOST V 0 SYS STAT 2 ERS reserved TBIT 2 SP 2 ID23 ID15 ID7 ID0 MASK ID23 MASK ID15 MASK ID15 MASK ID15 MASK ID7 MASK ID7 MASK ID7	D1 VIO.RT_1 BOOST EN WD.TIMER_1 CANO_1 reserved WK.PUPD_1 CAN1_1 CAN3_1 TIMER_PER_1 TIMER_PER_1 SYS_STAT_1 FESTIVED FESTIV FESTIVED FESTIV FESTIV FESTIVED FESTIV FESTIV FESTIV FESTI	VIO RT 0 CFG2 WD TIMER 0 CANN 0 VBSENSE EN WK EN WK PUPD 0 CANN 0 TIMER PER 0 VEXT VCFG 0 SYS STAT 0 SP 0 ID21 ID13 ID5 IDE MASK ID21 MASK ID21 MASK ID13 MASK ID13 MASK ID5	no n	Read-Only (1) read/write	0000011 0000011 0000011 0000110 0000110 0000110 0001010 0001101 0001110 0011110 0100000 0100001 0100011 0100010 0100011 0100110
M S CTRL	MODE 0 PWM TLAG WD STM EN 0 reserved TIMER WK EN TRESET RS TO SYS STAT 6 TRIM EN 1 TBIT 6 TRIM EN 1 TBIT 6 TRIM EN 1 TBIT 6 TRIM EN 1 TBIT 6 TRIM EN 1	VEXT ON FO O	CONTROL reserved reserved WM EN WK BUS reserved CAN2 1 CAN 0 FLASH reserved CAN2 1 CAN 0 FLASH reserved SYS STAT 4 LECTIVE WA SP 4 SP 4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID25 MASK ID25 MASK ID9 MASK ID9 MASK ID9 MASK ID9 DATA7 4 DATA5 4	reserved ROOST V. 1 SYS STAT 3 KE REGIST reserved ID16 ID8 ID101 MASK ID24 MASK, ID16 MASK, ID16 MASK, ID10 DLC 3 DATAT 3	IVIC OV RST PERSONNEL VID TIMER 2 CAND 2 WD TIMER 2 CAND 2 WD STM EN 1 PESSENSEL CANS 2 TIMER PER 2 BOOST V 0 SYS STAT 2 ERS PESSENSEL TIMER PER 2 BOOST IVIC TIMER STATE TO THE STATE STATE ID TO THE STATE STATE MASK ID TO MAS	VIO RT 1 BOOST EN WD TIMER, 1 CANO, 1 reserved reserved TEMP TO CANS, 1 CANS, 1 CANS, 1 CANS, 1 CANS, 1 CANS, 1 TIMER PER 1 VEXT, VCFG, 1 SYS, STAT, 1 SP, 1 ID22 ID14 ID6 RTR MASK, ID22 MASK, ID14 MASK, ID14	VIO RT 0 CFG2 WD TIMER 0 CAND 0 VBSENSE EN WK EN WK PUPD 0 CAN1 0 CAN3 0 TIMER PER 0 VEXT VCFG 0 SYS STAT 0 CFG VAL TBIT 0 SP 0 ID21 ID13 ID5 IDE MASK ID21 MASK ID13	no n	read/write	0000011 0000011 0000011 0000110 0000110 0000110 0001010 0001101 0001110 0011110 0100000 0100001 0100011 0100010 0100011 0100110
HW CTRL 0	PWM TLAG I WD STM EN 0 Preserved TIMER WK EN 0 Preserved TEMER WK EN 0 Preserved TEMER WK EN 0 PRESERVED TRESET RS TOT RESET RS TOT R	FO ON WD WIN reserved VBSENSE CFG 1 reserved reserved reserved TBST VB UV OFF SYS STAT 5 SE TRIM EN 0 TBIT 5 ID26 ID10 ID3 MASK ID26 MASK ID10	reserved PWM BY WK WD EN WK BUS reserved WBSENSE CFG 0 RESERVED CAN2 1 CAN 0 FLASH reserved reserved reserved SYS STAT 4 LECTIVE W F CANTO MASK TBIT 4 SP 4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID25 MASK ID17 MASK ID2 MASK ID2 TESERVED MASK ID2 TESERVED MASK ID2 TESERVED DATA7 4 DATA5 4	reserved PWM AUTO MAX 3 RST reserved reserved reserved reserved reserved reserved ROSST V.1 SYS STAT 3 KE REGIST 1D24 1D16 1D8 1D1 MASK ID24 MASK, ID16 MASK, ID17 DLC 3 DATAT 3	VIC OV RST Tesserved WD TIMER 2 CAND 2 WD STM EN 1 reserved reserved CAN1 2 CAN3 2 TIMER PER 2 BOOST V 0 SYS STAT 2 ERS reserved TBIT 2 SP 2 ID23 ID15 ID7 ID0 MASK ID23 MASK ID15 MASK ID15 MASK ID15 MASK ID7 MASK ID7 MASK ID7	BOOST EN WD TIMER 1 CANO 1 reserved reserved WK PUPD 1 CANI 1 CANI 1 CANI 1 CANI 1 TIMER PER 1 TIMER PER 1 SYS STAT 1 TEST 1 TE	CFG2 WD TIMER 0 CANO 0 VBSENSE EN WK PUPD 0 CAN3 0 TIMER PER 0 VEXT VCFG 0 SYS STAT 0 CFG VAL TBIT 0 SP 0 ID21 ID13 ID5 IDE MASK ID21 MASK ID13	no n	read/write	0000010 0000011 0000100 0000110 0000110 0001101 0001101 0001110 0011110 01100001 0100001 0100001 0100001 0100101 0100101 0100101 0100101
HW CTRL 0	PWM TLAG I WD STM EN 0 Preserved TIMER WK EN 0 Preserved TEMER WK EN 0 Preserved TEMER WK EN 0 PRESERVED TRESET RS TOT RESET RS TOT R	FO ON WD WIN reserved VBSENSE CFG 1 reserved reserved reserved TBST VB UV OFF SYS STAT 5 SE TRIM EN 0 TBIT 5 ID26 ID10 ID3 MASK ID26 MASK ID10	WD EN WK BUS reserved VBSENSE CFG 0 reserved CAN2 1 CAN 0 FLASH reserved reserved reserved SYS STAT 4 SP 4 SP 4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID25 MASK ID17 MASK ID9 MASK ID9 MASK ID9 MASK ID9 DATA7 4 DATA5 4	PWM AUTO MAX 3 RST reserved TBIT 3 SP 3 ID24 ID16 ID8 ID1 MASK ID24 MASK ID16 MASK ID10 JC 3 DATAT 3	reserved WD_TIMER 2 CAN0 2 WD_STM_EN_1 reserved reserved CAN1 2 CAN3 2 TIMER PER 2 BOOST V 0 SYS STAT 2 ER S reserved TBIT 2 SP 2 ID23 ID15 ID7 ID0 MASK_ID23 MASK_ID15 MASK_ID15 MASK_ID15 MASK_ID17 MASK_ID7 MASK_ID0	BOOST EN WD TIMER 1 CANO 1 reserved reserved WK PUPD 1 CANI 1 CANI 1 CANI 1 CANI 1 TIMER PER 1 TIMER PER 1 SYS STAT 1 TEST 1 TE	CFG2 WD TIMER 0 CANO 0 VBSENSE EN WK PUPD 0 CAN3 0 TIMER PER 0 VEXT VCFG 0 SYS STAT 0 CFG VAL TBIT 0 SP 0 ID21 ID13 ID5 IDE MASK ID21 MASK ID13	no n	read/write	0000010 0000011 0000100 0000110 0000110 0001101 0001101 0001110 0011110 01100001 0100001 0100001 0100001 0100101 0100101 0100101 0100101
## WD_CTRL CHECKSUI BUS_CTRL 0	WD STM EN.O reserved reserv	WD WIN reserved VBSENSE CFG 1 reserved	WD EN WK BUS reserved VBSENSE CFG 0 reserved CAN2 1 CAN 0 FLASH reserved reserved reserved SYS STAT 4 SP 4 SP 4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID25 MASK ID17 MASK ID9 MASK ID9 MASK ID9 MASK ID9 DATA7 4 DATA5 4	MAX 3 RST reserved reserved reserved caN2 0 CAN 3 FLASH reserved BOOST V-1 SYS STAT 3 KE REGIST reserved ID24 ID16 ID8 ID1 MASK ID24 MASK ID16 MASK ID16 MASK ID16 MASK ID16 MASK ID10 MASK ID2 MASK ID13 DLC 3 DATAT 3	CAND 2 WD STM EN 1 reserved reserved CAN1 2 CAN3 2 TIMER PER 2 BOOST V 0 SYS STAT 2 E R S reserved TBIT 2 ID23 ID15 ID7 ID0 MASK ID15 MASK ID15 MASK ID15 MASK ID17 MASK ID7 MASK ID7	WD_TIMER_1 CANO_1 CANO_1 reserved reserved reserved reserved reserved reserved WK_PUPD_1 CANI_1 CANI_1 CANI_1 CANI_1 TIMER_PER_1 VEXT_VCFG_1 SYS_STAT_1 reserved TBIT_1 SP_1 ID22 ID14 ID6 RTR MASK_ID14 MASK_ID14	WD TIMER 0 CANO 0 CANO 0 VBSENSE EN WK EN WK EN CAN3 0 CAN3 0 CAN3 0 VEXT_VCFG 0 SYS STAT 0 CFG VAL TBIT 0 SP_0 ID21 ID13 ID6 IDE MASK ID21 MASK ID13	no n	read/write	000011 000010 0000110 0000111 0001010 0001011 000100 0001110 001110 011110 010000 010001 0100010 0100011 0100110
BUS_CTRL_0 WK_CTRL_0 WK_CTRL_0 WK_CTRL_1 WK_CTRL_1 WK_PUPD_CTRL BUS_CTRL_3 CAN_SWK_TIMER_CTRL_0 HW_CTRL_1 SUS_CTRL_3 CAN_SWK_TIMER_CTRL_0 HW_CTRL_1 SYS_STAT_CTRL SYS_STAT_CTRL SYS_STAT_CTRL SWK_CTRL SWK_CTRL SWK_ETRL_1 S	reserved TIMER WK EN Preserved Prese	reserved VBSENSE CFG 1 reserved reserved reserved reserved RBST VB UV OFF SYS STAT 5 SE TRIM EN 0 TBIT 5 SP 5 ID26 ID18 ID10 ID3 MASK ID10 MASK ID10 MASK ID10 MASK ID10 MASK ID3 Reserved DATA7 5 DATA6 5 DATA5 5 DATA3 5	reserved I VBSENSE CFG 0 reserved reserved CAN2 1 CAN 0 FLASH reserved SYS STAT 4 LECTIVE W F CANTO MASK ID25 ID17 ID9 ID2 MASK ID25 MASK ID17 MASK ID9 MASK ID2 reserved DATA7 4 DATA6 4 DATA5 4	reserved reserved reserved reserved reserved reserved reserved reserved reserved CAN2 0 CAN 3 FLASH reserved BOOST V. 1 SYS STAT 3 KE REGIST RESERVED TBIT 3 SP 3 ID24 ID16 ID8 ID1 MASK ID24 MASK ID10 MASK ID24 MASK ID10 DLC 3 DATAT 3	CAND 2 WD STM EN 1 reserved reserved CAN1 2 CAN3 2 TIMER PER 2 BOOST V 0 SYS STAT 2 E R S reserved TBIT 2 ID23 ID15 ID7 ID0 MASK ID15 MASK ID15 MASK ID15 MASK ID17 MASK ID7 MASK ID7	CANO 1 reserved reserved WK PUPD 1 CANI 1 CANI 1 CANI 1 CANI 1 TIMER PER 1 VEXT VCFG 1 SYS STAT 1 reserved TBIT 1 SP 1 ID22 ID14 ID6 RTR MASK ID22 MASK ID24 MASK ID14	CAND 0 VBSENSE EN WK EN WK EN WK PUPD 0 CAN1 0 CAN3 0 TIMER PER 0 VEXT VCFG 0 SYS STAT 0 CFG VAL TBIT 0 SP 0 ID21 ID13 ID5 IDE MASK ID21 MASK ID13	no yes yes yes yes yes yes yes yes	read/write	0000100 0000110 0000111 0001000 0001010 0001010 0001110 0011110 0100000 0100010 0100010 0100010 010010
WK CTRL 1 WK PUPD CTRL BUS CTRL 2 BUS CTRL 3 BUS CTRL 3 CAN SWK TIMER CTRL 0 FESSIVE SYS STAT SWK CTRL 1 SWK STAT CTRL SYS STAT CTRL SWK BTL1 CTRL SWK BTL1 CTRL SWK BTL2 CTRL SWK BTL3 CTRL SWK BTL3 CTRL SWK BTL5 CTRL DATA6 TTRL SWK BTL5 CTRL DATA6 TTRL SWK BTL5 CTRL DATA6 TTRL SWK BTL5 CTRL SWK BTL5 CTRL5 CTRL5 CTRL5 SWK BTL5 CTRL	reserved reserved reserved CAN 1 FLASH 1 CAN SWA 0 reserved SOFT RESET RS 7 SYS STAT 6 TRIM EN 11 TBIT 6 reserved ID27 ID19 ID11 ID4 IMASK ID27 MASK ID19 M	reserved reserved CAN2 2 reserved REST VB_UV_OFF SYS STAT 5 SE TRIM EN 0 TBIT 5 ID26 ID18 ID10 ID3 MASK_ID26 MASK_ID10 MASK_ID10 MASK_ID10 DATA7 5 DATA6 5 DATA4 5 DATA3 5	reserved reserved CAN2 1 CAN 0 FLASH reserved LECTIVE W # CANTO MASK TBIT 4 SP 4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID17 MASK ID9 MASK ID2 reserved DATA7 4 DATA6 4 DATA5 4	reserved CAN2 0 CAN3 FLASH reserved BOOST V, 1 SYS STAT 3 KE REGIST reserved 1D24 1D16 1D8 1D1 MASK ID24 MASK, ID16 MASK, ID16 MASK, ID16 DL 3 DATAT 3	reserved CAN1 2 CAN3 2 TIMER PER 2 BOOST, V 0 SYS STAT 2 ERS TBIT 2 SP 2 ID23 ID15 ID7 ID0 MASK ID15 MASK ID15 MASK ID15 MASK ID15 MASK ID7 MASK ID7 MASK ID7	reserved WK PUPD 1 CANI	WK EN WK PUPD 0 CAN1 0 CAN3 0 TIMER PER 0 VEXT VCFG 0 SYS STAT 0 CFG VAL TBIT 0 SP 0 ID21 ID13 ID5 IDE MASK ID21 MASK ID13	no no no no no no no yes	read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write	0000111 0001000 0001010 0001010 0001011 0001100 0001110 0110110 0100000 0100001 0100010 0100101 0100101
WK PUPD CTRL	CAN SWK 0 CAN SWK 0 CAN SWK 0 CAN SWK 0 CAN SWS TAT 6 TRIM EN 1 TBIT 6 CAN SWS TAT 6 CAN SWS	reserved reserved RBST VB UV OFF SYS STAT 5 SE TRIM EN 0 TBIT 5 SP 5 ID26 ID18 ID10 ID3 MASK ID26 MASK ID10 MASK ID10 MASK ID10 DATA7 5 DATA6 5 DATA5 5 DATA3 5	CAN 0 FLASH reserved reserved SYS STAT 4 LECTIVE W F CANTO MASK TBIT 4 SP 4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID17 MASK ID9 MASK ID0 MASK ID0 MASK ID2 Teserved DATA7 4 DATA6 4 DATA6 4	reserved CAN2 0 CAN3 FLASH reserved BOOST V 1 SYS STAT 3 KE REGIST reserved TBIT 3 SP. 3 ID24 ID16 ID8 ID1 MASK ID16 MASK ID17 DLC 3 DATA7 3	CAN3 2 TIMER PER 2 BOOST V 0 SYS STAT 2 ER S reserved TBIT 2 SP 2 ID23 ID15 ID7 ID0 MASK ID15 MASK ID15 MASK ID15 MASK ID17 MASK ID7 MASK ID7	CAM1 1 CAM3 1 TIMER PER 1 VEXT_VCFG 1 SYS_STAT_1 PER 1 PER	WK PUPD 0 CAN1 0 CAN1 0 CAN3 0 TIMER PER 0 VEXT VCFG 0 SYS STAT 0 CFG VAL TBIT 0 SP 0 ID21 ID13 ID5 IDE MASK ID21 MASK ID13	no no no no no yes	read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write	0001000 0001010 0001011 0001110 0001110 0011110 0100000 0100001 0100010 010010
BUS CTRL 2 CAN 2 FLAX BUS CTRL 3 CAN SWK TIMER CTRL 0 reserved HW CTRL 1 reserved HW CTRL 1 SYS STAT CTRL SWK CTRL SWK BTL1 CTRL SWK BTL2 CTRL SWK BTL2 CTRL SWK ID3 CTRL SWK ID3 CTRL SWK ID4 CTRL SWK ID5 CTRL SWK ID5 CTRL SWK ID6 CTRL SWK ID7 CTRL SWK ID7 CTRL SWK ID8 CTRL SWK ID8 CTRL SWK ID8 CTRL SWK ID8 CTRL SWK ID9 CTRL SWK ID8 CTRL SWK ID8 CTRL SWK MASK ID9 CTRL SWK DATAS CTRL SWK CAN FD CTRL SWK CAN FD CTRL SWK OSC CAL L STAT SWK COR CTRL1 SWK STAT 0 POR THERM STAT 1 ESSERVED SWS STAT 1 BVS UN S SWS STAT 3 1 FESSERVED SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 2 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 2 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 2 1 SWK COR STAT 2 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 3 1 N AVG 3 1 SWK COR STAT 3 1 N AVG 3 1	CAN SWK 0 CAN SWK 0 CAN SWK 0 CAN SWK 0 CAN SWS TAT 6 TRIM EN 1 TBIT 6 CAN SWS TAT 6 CAN SWS	reserved reserved RBST VB UV OFF SYS STAT 5 SE TRIM EN 0 TBIT 5 SP 5 ID26 ID18 ID10 ID3 MASK ID26 MASK ID10 MASK ID10 MASK ID10 DATA7 5 DATA6 5 DATA5 5 DATA3 5	CAN 0 FLASH reserved reserved SYS STAT 4 LECTIVE W F CANTO MASK TBIT 4 SP 4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID17 MASK ID9 MASK ID0 MASK ID0 MASK ID2 Teserved DATA7 4 DATA6 4 DATA6 4	CAN 3 FLASH reserved BOOST V-1 SYS STAT 3 KE REGIST reserved TBIT 3 SP 3 ID24 ID16 ID8 ID1 MASK ID24 MASK ID24 MASK ID16 MASK ID2 MASK ID16 MASK ID2 MASK ID16 MASK ID10 DLC 3 DATAT 3	CAN3 2 TIMER PER 2 BOOST V 0 SYS STAT 2 ER S reserved TBIT 2 SP 2 ID23 ID15 ID7 ID0 MASK ID15 MASK ID15 MASK ID15 MASK ID17 MASK ID7 MASK ID7	CAM1 1 CAM3 1 TIMER PER 1 VEXT_VCFG 1 SYS_STAT_1 PER 1 PER	CAN1 0 CAN3 0 TIMER PER 0 VEXT_VCFG_0 SYS_STAT_0 CFG_VAL TBIT 0 SP_0 ID21 ID13 ID5 IDE MASK_ID21 MASK_ID13	no no no no no no yes yes yes yes yes yes yes yes yes	read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write	0001010 0001011 0001100 0001110 0011110 011011
BUS CTRL 3 TIMER CTRL 0 TIMER CTRL 1 TO TRESERVED THE CTRL 1 SYS STAT CTRL SYS STAT CTRL SWK CTRL SWK BTL1 CTRL SWK BTL1 CTRL SWK BTL2 CTRL SWK BTL2 CTRL SWK BTL2 CTRL SWK BTL2 CTRL SWK ID2 CTRL SWK ID3 CTRL SWK ID4 CTRL SWK ID5 CTRL ID5	CAN SWK 0 CAN SWK 0 CAN SWK 0 CAN SWK 0 CAN SWS TAT 6 TRIM EN 1 TBIT 6 CAN SWS TAT 6 CAN SWS	reserved reserved RBST VB UV OFF SYS STAT 5 SE TRIM EN 0 TBIT 5 SP 5 ID26 ID18 ID10 ID3 MASK ID26 MASK ID10 MASK ID10 MASK ID10 DATA7 5 DATA6 5 DATA5 5 DATA3 5	CAN 0 FLASH reserved reserved SYS STAT 4 LECTIVE W F CANTO MASK TBIT 4 SP 4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID17 MASK ID9 MASK ID0 MASK ID0 MASK ID2 Teserved DATA7 4 DATA6 4 DATA6 4	CAN 3 FLASH reserved BOOST V-1 SYS STAT 3 KE REGIST reserved TBIT 3 SP 3 ID24 ID16 ID8 ID1 MASK ID24 MASK ID24 MASK ID16 MASK ID2 MASK ID16 MASK ID2 MASK ID16 MASK ID10 DLC 3 DATAT 3	CAN3 2 TIMER PER 2 BOOST V 0 SYS STAT 2 ER S reserved TBIT 2 SP 2 ID23 ID15 ID7 ID0 MASK ID15 MASK ID15 MASK ID15 MASK ID17 MASK ID7 MASK ID7	CAN3 1 TIMER PER 1 VEXT VOFG 1 SYS STAT 1 FESERVED TBIT 1 SP 1 ID22 ID14 ID6 RIR MASK ID22 MASK ID14	CAN3 0 TIMER PER 0 VEXT VCFG 0 SYS STAT 0 CFG VAL TBIT 0 SP 0 ID21 ID13 ID5 IDE MASK ID21 MASK ID13	no no no no yes yes yes yes yes yes yes yes yes	read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write	0001011 0001100 0001110 0011110 0111110 0100000 0100001 0100010 010010
TIMER CTRL 0 HW CTRL 1 SYS STAT CTRL SYS STAT SWK CTRL OSC CAL SWK BTL1 CTRL SWK BTL1 CTRL SWK BTL2 CTRL DATA5 7 SWK BTL2 CTRL DATA6 7 SWK BTL2 CTRL SWK CDR STAT 1 N AVG 3 1 SWK CDR STAT 2 CREETWED SWK ECRT STAT 2 CREETWED SWK ECRT STAT 2 CREETWED SWK ECRT STAT 3 N AVG 3 1 SWK CDR STAT 2 CREETWED SWK ECRT STA	7 SYS STAT 6 TRIM EN 1 TBIT 6 reserved ID27 ID19 ID11 ID4 I MASK ID27 MASK ID19 MASK ID19 MASK ID10 DATA7 6 DATA6 6 DATA5 6 DATA5 6 DATA5 6	SYS STAT 5 SE TRIM EN 0 TBIT 5 SP 5 ID26 ID10 ID3 MASK ID26 MASK ID18 MASK ID10 MASK ID10 DATA7 5 DATA6 5 DATA4 5 DATA3 5	SVS STAT 4 LECTIVE W A CANTO MASK TBIT 4 SP_4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID17 MASK ID17 MASK ID2 MASK ID2 DATA7 4 DATA6 4 DATA5 4	SYS STAT 3 KE REGIST reserved TBIT 3 SP 3 ID24 ID16 ID8 ID1 MASK ID24 MASK ID12 MASK ID20 MASK ID10 AMASK ID10 DLC 3 DATAT 3	BOOST V 0 SYS STAT 2 ERS reserved TBIT 2 SP 2 ID23 ID15 ID7 ID0 MASK ID15 MASK ID15 MASK ID15 MASK ID15 MASK ID17 MASK ID7	VEXT_VCFG_1 SYS_STAT_1 reserved TBIT_1 SP_1 ID22 ID14 ID6 RTR MASK_ID22 MASK_ID14	VEXT_VCFG_0 SYS_STAT_0 CFG_VAL TBIT_0 SP_0 ID21 ID13 ID5 IDE MASK_ID21 MASK_ID13	yes yes yes yes yes yes yes yes yes	read/write	0100000 0100000 0100001 0100010 010010 010010
SYS STAT CTRL	7 SYS STAT 6 TRIM EN 1 TBIT 6 reserved ID27 ID19 ID11 ID4 I MASK ID27 MASK ID19 MASK ID19 MASK ID10 DATA7 6 DATA6 6 DATA5 6 DATA5 6 DATA5 6	SYS STAT 5 SE TRIM EN 0 TBIT 5 SP 5 ID26 ID10 ID3 MASK ID26 MASK ID18 MASK ID10 MASK ID10 DATA7 5 DATA6 5 DATA4 5 DATA3 5	SVS STAT 4 LECTIVE W A CANTO MASK TBIT 4 SP_4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID17 MASK ID17 MASK ID2 MASK ID2 DATA7 4 DATA6 4 DATA5 4	SYS STAT 3 KE REGIST reserved TBIT 3 SP 3 ID24 ID16 ID8 ID1 MASK ID24 MASK ID12 MASK ID20 MASK ID10 AMASK ID10 DLC 3 DATAT 3	SYS STAT 2 ERS reserved TBIT 2 SP 2 ID23 ID15 ID7 ID0 MASK ID23 MASK ID15 MASK ID15 MASK ID7 MASK ID7	reserved TBIT 1 SP 1 ID22 ID14 ID6 RTR MASK ID22 MASK ID14	SYS STAT 0 CFG VAL TBIT 0 SP 0 ID21 ID13 ID5 IDE MASK ID21 MASK ID13	yes yes yes yes yes yes yes yes yes	read/write read/write read/write read/write read/write read/write read/write read/write	0100000 0100001 0100010 0100011 0100100 010010
SWK CTRL SWK BTL1 CTRL SWK BTL2 CTRL SWK BTL2 CTRL SWK ID3 CTRL SWK ID3 CTRL SWK ID4 CTRL SWK ID5 CTRL SWK ID5 CTRL SWK ID6 CTRL SWK ID7 CTRL SWK ID7 CTRL SWK ID8 CTRL SWK MASK ID9 CTRL SWK MASK ID9 CTRL SWK MASK ID9 CTRL SWK DATA CTRL SWK DATA CTRL SWK DATA CTRL DATA 7.7 SWK DATA CTRL DATA 1.7 SWK OATA CTRL DATA 1.7 SWK OATA CTRL SWK OATA CTRL SWK OATA CTRL DATA 1.7 SWK OATA CTRL TESERVED SWK OATA CTRL SWA CAR SWA CAR SWA CAR SWA STAT O PER PWN WK LVL STAT TEST WK STAT O PER PWN WK STAT O SWK STAT O SWK CAN STAT 3 SWK COR STAT 2 SWK	TRIM EN 1 TBIT 6 reserved ID27 ID19 ID11 ID4 MASK ID27 MASK ID19 MASK ID11 MASK ID11 MASK ID14 reserved DATA7 6 DATA6 6 DATA6 6 DATA6 6 DATA6 6	TRIM EN 0 TBIT 5 SP 5 ID26 ID18 ID10 ID3 MASK ID26 MASK ID18 MASK ID10 MASK ID10 Tesserved DATA7 5 DATA6 5 DATA5 5 DATA3 5	CANTO MASK TBIT 4 SP 4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID17 MASK ID9 MASK ID0 DATA7 4 DATA5 4	reserved TBIT 3 SP 3 ID24 ID16 ID8 ID16 ID8 ID1 MASK ID24 MASK, ID6 MASK, ID6 MASK, ID7 DLC 3 DATAT 3	ERS reserved TBIT 2 SP 2 ID23 ID15 ID7 ID0 MASK ID23 MASK_ID15 MASK_ID15 MASK_ID7 MASK_ID7	reserved TBIT 1 SP_1 ID22 ID14 ID6 RTR MASK ID22 MASK_ID14	CFG VAL TBIT 0 SP_0 ID21 ID13 ID5 IDE MASK ID21 MASK ID13	yes yes yes yes yes yes yes yes yes	read/write read/write read/write read/write read/write read/write	0100000 0100001 0100010 0100011 0100100 010010
SWK BTL1 CTRL TEBIT 7 SWK BTL2 CTRL reserved SWK ID3 CTRL ID28 SWK ID3 CTRL ID28 SWK ID3 CTRL ID28 SWK ID4 CTRL ID12 SWK ID5 CTRL ID12 SWK ID6 CTRL reserved SWK MASK ID3 CTRL MASK ID2 SWK MASK ID5 CTRL MASK ID5 SWK MASK ID6 CTRL reserved SWK MASK ID7 CTRL MASK ID7 SWK MASK ID7 CTRL PASS-PEE SWK DATA CTRL DATA 7 SWK CAN FO CTRL SWK OF CTRL SWK COR LIMIT HIGH CTRL CDR LIMI LSWF COR LIMIT LOW CTRL CDR LIMI LSWF COR LSWF COR STAT 3 CRESERVED SWK STAT 3 FESSERVED SWK STAT 3 FESSERVED SWK CDR STAT 3 1 N AVG 3 1 SWK CDR STAT 3 1 N AVG 3 1 SWK CDR STAT 2 FESSERVED SWK CDR STAT 2 FESSERVED SWK CDR STAT 3 1 N AVG 3 1 SWK CDR STAT 2 FESSERVED SWK CDR STAT 2 FESSERVED SWK CDR STAT 2 FESSERVED SWK CDR STAT 3 1 N AVG 3 1 SWK CDR STAT 2 FESSERVED SWK CDR STAT 3 1 N AVG 3 1 SWK CDR STAT 2 FESSERVED SWK CDR	TBIT 6 reserved ID27 ID19 ID11 ID4 MASK ID27 MASK ID19 MASK ID19 MASK ID19 MASK ID11 MASK ID10 MASK ID10 DATA7 6 DATA6 6 DATA5 6 DATA4 6 DATA3 6	TBIT 5 SP 5 ID26 ID18 ID10 ID3 MASK ID26 MASK ID18 MASK ID10 MASK ID10 MASK ID10 MASK ID3 reserved DATA7 5 DATA6 5 DATA5 5 DATA3 5	CANTO MASK TBIT 4 SP 4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID17 MASK ID9 MASK ID0 ATA7 4 DATA5 4	reserved TBIT 3 SP 3 ID24 ID16 ID18 ID1 MASK ID24 MASK ID24 MASK ID16 MASK ID16 MASK ID1 DLC 3 DATA7 3	reserved TBIT 2 SP_2 ID23 ID15 ID7 ID0 MASK ID23 MASK ID15 MASK ID7 MASK ID7	TBIT 1 SP_1 ID22 ID14 ID6 RTR MASK ID22 MASK_ID14	TBIT 0 SP_0 ID21 ID13 ID5 IDE MASK ID21 MASK_ID13	yes yes yes yes yes yes yes yes	read/write read/write read/write read/write read/write read/write	0100001 0100010 0100011 0100100 0100101 0100110
SWK BTL2 CTRL	reserved ID27 ID19 ID11 ID4 MASK ID27 IM3K ID19 MASK ID19 MASK ID11 MASK ID4 reserved ID4TA7 6 ID4TA6 6 IDATA6 6	SP 5 ID26 ID18 ID10 ID3 MASK ID26 MASK ID18 MASK ID18 MASK ID10 MASK ID3 reserved DATA7 5 DATA6 5 DATA5 5 DATA4 5 DATA3 5	SP_4 ID25 ID17 ID9 ID2 MASK ID25 MASK ID17 MASK ID17 MASK ID2 reserved DATA7 4 DATA6 4 DATA5 4	SP_3 ID24 ID16 ID8 ID1 MASK ID24 MASK ID16 MASK_ID8 MASK_ID1 DLC 3 DATA7 3	SP_2 ID23 ID15 ID7 ID0 MASK ID23 MASK ID15 MASK ID15 MASK ID7 MASK ID7	SP_1 ID22 ID14 ID6 RTR MASK_ID22 MASK_ID14	SP_0 ID21 ID13 ID5 IDE MASK ID21 MASK_ID13	yes yes yes yes yes	read/write read/write read/write read/write read/write	0100010 0100011 0100100 0100101 0100110
SWK ID3 CTRL SWK ID3 CTRL SWK ID2 CTRL SWK ID1 CTRL SWK ID1 CTRL SWK ID2 CTRL SWK ID5 CTRL ID5	ID27 ID19 ID11 ID4 ID5 ID5 ID6 ID7 ID7 ID8	ID26 ID18 ID10 ID3 MASK ID26 MASK ID10 MASK ID10 MASK ID10 MASK ID3 reserved DATA7 5 DATA6 5 DATA5 5 DATA3 5	ID25 ID17 ID9 ID2 MASK ID25 MASK ID17 MASK ID9 MASK ID9 MASK ID2 reserved DATA7 4 DATA6 4 DATA5 4	ID24 ID16 ID8 ID1 MASK ID24 MASK ID16 MASK ID8 MASK ID1 DLC 3 DATA7 3	ID23 ID15 ID7 ID0 MASK ID23 MASK ID15 MASK ID15 MASK ID7 MASK ID0	ID22 ID14 ID6 RTR MASK ID22 MASK ID14	ID21 ID13 ID5 IDE MASK ID21 MASK_ID13	yes yes yes yes yes	read/write read/write read/write read/write	0100011 0100100 0100101 0100110
SWK ID2 CTRL SWK ID1 CTRL SWK ID1 CTRL SWK ID5 CTRL SWK MASK ID3 CTRL SWK MASK ID3 CTRL SWK MASK ID3 CTRL SWK MASK ID1 CTRL SWK DATA2 CTRL SWK DATA3 CTRL DATA4 7 SWK DATA3 CTRL DATA4 7 SWK DATA4 CTRL DATA4 7 SWK DATA5 CTRL SWK DATA6 CTRL SWK DATA6 CTRL SWK DATA6 CTRL SWK CAN FD CTRL SWK CAN FD CTRL SWK OSC TRIM CTRL SWK OSC CAL H STAT SWK OSC CAL H STAT SWK CDR CTRL2 SWK CDR CTRL2 SWK CDR CTRL2 SWK CDR CTRL4 SWK CDR CTRL2 SWK CDR CTRL5 SWK CDR CTRL5 SWK CDR CTRL5 SWK CDR CTRL5 SWK CDR CTRL1 SWK CDR CTRL1 SWK CDR CTRL1 SWK CDR CTRL2 TRESERVED SWK CDR CTRL2 TRESERVED SWK CDR CTRL1 SWK CDR CTRL2 TRESERVED SWK CDR CTRL2 TRESERVED SWK CDR CTRL3 SWK CDR CTRL4 SWK CDR CTRL5 SWR CDR CTRL5 SWR CDR CTRL5 TRESERVED TRE	ID19 ID11 ID4 IMASK ID27 MASK ID19 MASK ID11 MASK ID11 MASK ID4 reserved DATA7 6 DATA6 6 DATA6 6 DATA6 6 DATA6 6 DATA6 6	ID18 ID10 ID3 MASK ID26 MASK, ID18 MASK, ID10 MASK, ID10 MASK, ID3 reserved DATA7 5 DATA6 5 DATA5 5 DATA4 5 DATA3 5	ID17 ID9 ID2 MASK ID25 MASK ID17 MASK ID17 MASK ID9 MASK ID2 reserved DATA7 4 DATA6 4 DATA5 4	ID16 ID8 ID1 MASK ID24 MASK_ID16 MASK_ID8 MASK_ID8 DLC 3 DATA7 3	ID15 ID7 ID0 MASK ID23 MASK_ID15 MASK_ID7 MASK_ID0	ID14 ID6 RTR MASK_ID22 MASK_ID14	ID13 ID5 IDE MASK_ID21 MASK_ID13	yes yes yes yes	read/write read/write read/write	0100100 0100101 0100110
SWK IDI CTRL SWK IDI CTRL SWK MASK ID2 CTRL SWK MASK ID3 CTRL SWK MASK ID2 CTRL SWK MASK ID2 CTRL SWK MASK ID1 CTRL SWK MASK ID1 CTRL SWK DATA CTRL DATA 7 SWK DATA CTRL SWK CAN FD CTRL SWK COR CTRL SWK OSC CAL H STAT SWK OSC CAL H STAT SWK COR CTRL COR LIMIT SWK COR CTRL TRESPIED TR	ID11 ID4 IMASK ID27 IMASK ID19 MASK ID19 MASK ID19 MASK ID11 MASK ID4 reserved DATA7 6 DATA6 6 DATA6 6 DATA6 6 DATA6 6 DATA6 6	ID10 ID3 MASK ID26 MASK ID18 MASK ID10 MASK ID3 MASK ID3 MASK ID3 MASK ID3 Tesserved DATA7 5 DATA6 5 DATA5 5 DATA4 5 DATA4 5	ID9 ID2 MASK ID25 MASK ID17 MASK ID9 MASK ID2 reserved DATA7 4 DATA6 4 DATA5 4	ID8 ID1 MASK ID24 MASK_ID16 MASK_ID8 MASK_ID1 DLC 3 DATA7 3	ID7 ID0 MASK ID23 MASK_ID15 MASK_ID7 MASK_ID0	ID6 RTR MASK ID22 MASK_ID14	ID5 IDE MASK ID21 MASK_ID13	yes yes yes	read/write read/write	0100101 0100110
SWK IDO CTRL SWK MASK ID3 CTRL SWK MASK ID3 CTRL SWK MASK ID2 CTRL SWK MASK ID1 CTRL SWK MASK ID1 CTRL SWK MASK ID1 CTRL SWK DLC CTRL SWK DLC CTRL SWK DLC CTRL SWK DLC CTRL SWK DATA CTRL DATAA 7 SWK DATAS CTRL DATAA 7 SWK DATAS CTRL DATAA 1 SWK DATAS CTRL SWK DATAS CTRL SWK DATAS CTRL SWK CAN FO CTRL SWK OPT CTRL SWK CDR CTRLI SWK CD	ID4 MASK ID27 MASK ID19 MASK ID11 MASK ID11 MASK ID4 reserved DATA7 6 DATA6 6 DATA6 6 DATA6 6 DATA6 6 DATA6 6	ID3 MASK ID26 MASK ID18 MASK ID10 MASK ID10 MASK ID3 reserved DATA7 5 DATA6 5 DATA5 5 DATA4 5 DATA3 5	ID2 MASK ID25 MASK ID17 MASK ID9 MASK ID2 reserved DATA7 4 DATA6 4 DATA5 4	ID1 MASK ID24 MASK_ID16 MASK_ID8 MASK ID1 DLC 3 DATA7 3	MASK_ID23 MASK_ID15 MASK_ID7 MASK_ID0	RTR MASK_ID22 MASK_ID14	IDE MASK_ID21 MASK_ID13	yes yes	read/write	0100110
SWK MASK ID3 CTRL SWK MASK ID2 CTRL SWK MASK ID1 CTRL SWK DATAC CTRL DATAC SWK DATAC CTRL DATAC SWK DATAC CTRL DATAC SWK DATAC CTRL DATAC SWK DATAC SWK DATAC SWK DATAC SWK DATAC SWK DATAC SWK CATCRL SWK CATCRL SWK CATCRL SWK OSC CAL SWK CATCRL SWK CAL SW	MASK ID19 MASK ID11 MASK ID4 reserved DATA7 6 DATA6 6 DATA5 6 DATA4 6 DATA4 6	MASK ID26 MASK ID18 MASK ID10 MASK ID10 MASK ID3 reserved DATA7 5 DATA6 5 DATA5 5 DATA4 5 DATA4 5	MASK_ID17 MASK_ID9 MASK_ID2 reserved DATA7_4 DATA6_4 DATA5_4	MASK_ID16 MASK_ID8 MASK_ID1 DLC 3 DATA7 3	MASK_ID15 MASK_ID7 MASK_ID0	MASK_ID14	MASK_ID13	yes		_
SWK MASK ID1 CTRL	MASK_ID11 MASK_ID4 reserved DATA7 6 DATA6 6 DATA5 6 DATA4 6 DATA4 6	MASK ID10 MASK ID3 reserved DATA7 5 DATA6 5 DATA6 5 DATA4 5 DATA3 5	MASK ID9 MASK ID2 reserved DATA7 4 DATA6 4 DATA5_4	MASK ID8 MASK ID1 DLC 3 DATA7 3	MASK_ID7 MASK_ID0			110-	read/write	0100111
SWK MASK IDD CTRL	MASK ID4 reserved DATA7 6 DATA6 6 DATA5 6 DATA4 6 DATA4 6 DATA3 6	MASK ID3 reserved DATA7 5 DATA6 5 DATA5 5 DATA4 5 DATA3 5	MASK ID2 reserved DATA7 4 DATA6 4 DATA5_4	MASK ID1 DLC 3 DATA7 3	MASK_ID0	MASK_ID6	MASK ID5	yes	read/write	0101000
SWK DLC CTRL	DATA7 6 DATA6 6 DATA5 6 DATA5 6 DATA4 6 DATA3 6	DATA7 5 DATA6 5 DATA5_5 DATA4_5 DATA3 5	DATA7_4 DATA6_4 DATA5_4	DLC_3 DATA7_3			recenned	yes	read/write read/write	0101001
SWK DATAZ CTRL	DATA6 6 DATA5 6 DATA4 6 DATA3 6	DATA6 5 DATA5 5 DATA4 5 DATA3 5	DATA6_4 DATA5_4	DATA7_3	DLC 2	DLC 1	DLC 0	yes yes	read/write	0101011
SWK DATAS CTRL	DATA5_6 DATA4_6 DATA3_6	DATA5_5 DATA4_5 DATA3_5	DATA5_4	The Asset Co. Co.	DATA7_2	DATA7_1	DATA7_0	yes	read/write	0101100
SWK DATA4 CTRL SWK DATA3 CTRL SWK DATA3 CTRL DATA4 7 SWK DATA2 CTRL DATA4 7 SWK DATA2 CTRL DATA1 7 SWK DATA2 CTRL DATA1 7 SWK DATA1 CTRL SWK DATA CTRL SWK DATA CTRL SWK CAN FD CTRL SWK OSC CAL L SWK OSC CAL L SWK OSC CAL L SWK CDR CTRL1 SWF CDR LIMIT LOW CTRL CDR LIM L SUP STAT 1 BVB UV BS SUP STAT 0 FOR STAT 0 FOR STAT 0 FOR STAT 0 SWK STAT 0 FM PWM WK STAT 0 FM PWM WK STAT 0 FM PWM WK STAT 1 SWK STAT 1 SWS STAT 0 SWK STAT 3 SWK STAT 3 SWK CDR STAT 3 SWK CDR STAT 3 SWK CDR STAT 2 SWK CDR STAT 2 SWK CDR STAT 3 SWK CDR STAT 3 SWK CDR STAT 3 SWK CDR STAT 2 SWK CDR STAT 3 SWK CDR STAT 2 SWK CDR STAT	DATA4_6 DATA3_6	DATA4_5 DATA3_5		DATA6_3	DATA6_2	DATA6_1	DATA6_0	yes	read/write	0101101
SWK DATA3 CTRL	DATA3_6	DATA3 5		DATA5_3	DATA5_2	DATA5_1	DATA5_0	yes	read/write	0101110
SWK DATA2 CTRL DATA2 7 SWK DATA1 CTRL DATA1 7 SWK DATA1 CTRL DATA1 7 SWK CAN FD CTRL DATA0 7 SWK CAN FD CTRL FEWNING SWK OPT CTRL TRIM OSC SWK OPT CTRL RX WK SE SWK OSC CAL H STAT OSC CAL H SWK OSC CAL L STAT OSC CAL L SWK CDR CTRL1 FEWNING SWK CDR CTRL1 CDR LIM H SWK CDR LIMIT HIGH CTRL CDR LIM H SWK CDR LIMIT HIGH CTRL CDR LIM L SUP STAT 1 BVB UV B SUP STAT 0 POR THERM STAT FEWNING WK STAT 0 FEWNING WK STAT 0 FEWNING WK STAT 0 FEWNING WK STAT 0 FEWNING STAT 0 FEWNING WK STAT 0 FEWNING WK STAT 1 SESTIVE SWK STAT 2 CANTO 2 BUS STAT 2 CANTO 2 BUS STAT 3 FEWNING SWK STAT 3 FEWNING SWK STAT 3 FEWNING SWK COR STAT 3 1 FEWNING SWK CDR STAT 3 1 N AVG 3 3 SWK CDR STAT 2 FEWNING SWK CDR STAT 2 FEWNING SWK CDR STAT 2 FEWNING SWK CDR STAT 3 1 N AVG 3 3 SWK CDR STAT 2 FEWNING SWK CDR STAT 3 1 N AVG 3 3 SWK CDR STAT 2 FEWNING SWK CDR STAT 2 1 N AVG 2 1			DATA4_4 DATA3_4	DATA4_3 DATA3_3	DATA4_2 DATA3_2	DATA4_1 DATA3_1	DATA4_0 DATA3_0	yes yes	read/write read/write	0101111
SWK DATAI CTRL DATAI 7 SWK DATAI CTRL DATAO 7 SWK CAN FD CTRL TRIM OSC SWK OSC TRIM CTRL TRIM OSC SWK OSC TRIM CTRL TRIM OSC SWK OSC CAL L STAT SWK CDR CTRL1 TESERVED SWK CDR CTRL1 TESERVED SWK CDR LIMIT HIGH CTRL CDR LIM H SWK CDR LIMIT HIGH CTRL CDR LIM L SUP STAT 1 BVB UV BS SUP STAT 0 POR THERM STAT TESERVED WK STAT 0 PFM PWM WK LVL STAT DEV STAT BUS STAT 0 FESERVED WK STAT 0 FESERVED WK STAT 0 TESERVED WK STAT 0 TESERVED SWK STAT 2 VBAT UV LAT BUS STAT 2 VBAT UV LAT SWK STAT 3 TESERVED SWK CDR STAT 3 1 N AVG 3 1 SWK CDR STAT 3 1 N AVG 3 1 SWK CDR STAT 2 TESERVED SWK CDR STAT 3 TESERVED SWK CDR STAT 2 TESERVED			DATAS 4	DATAS 3	DATAS 2 DATA2 2	DATAS_1 DATA2_1	DATAS 0	yes	read/write	0110000
SWK CAN FD CTRL	DATA1_6	DATA1_5	DATA1_4	DATA1_3	DATA1_2	DATA1_1	DATA1_0	yes	read/write	0110010
SWK OSC TRIM CTRL SWK OPT CTRL SWK OPT CTRL SWK OSC CAL H STAT SWK OSC CAL L STAT SWK COR CTRL1 SWK CDR CTRL1 SWK CDR CTRL1 SWK CDR CTRL2 SWK CDR LIMIT HIGH CTRL SWK CDR LIMIT HIGH CTRL SWF CDR LIMIT HOW CTRL SWF CDR LIMIT LOW CTRL SWF STAT 1 SWF STAT 1 SWF STAT 1 SWF STAT 2 SWF STAT 2 SWF STAT 3 SWF STAT 3 SWF CDR S	DATA0_6	DATA0_5	DATA0_4	DATA0_3	DATA0_2	DATA0_1	DATA0_0	yes	read/write	0110011
SWK OPT CTRL SWK OSC CAL L STAT SWK OSC CAL L STAT SWK CDR CTRL1 SWK CDR CTRL1 SWK CDR CTRL1 SWK CDR CTRL2 SWK CDR LIMIT HIGH CTRL SWF CDR LIMIT HIGH CTRL SWF CDR LIMIT HIGH CTRL SWF CDR LIMIT LOW CTRL SWF STAT 1 SWF STAT 1 BVB UP STAT DEV STAT BUS STAT 0 FOR THERM STAT 0 FOR WK STAT 0 FOR WK STAT 0 FOR WK STAT 0 FOR WK STAT 1 SWF STAT STAT STAT SWF STAT STAT STAT SWF STAT STAT STAT STAT STAT STAT STAT STA	reserved	DIS ERR CNT	reserved	FD FILTER 2	FD FILTER 1	FD FILTER 0	CAN FD EN	yes	read/write	0110100
SWK OPT CTRL SWK OSC CAL H STAT SWK OSC CAL L STAT SWK CDR CTRL1 SWK CDR CTRL1 SWK CDR CTRL1 SWK CDR LIMIT HIGH CTRL SWF CDR LIMIT HIGH CTRL SUP STAT 1 SUP STAT 1 SUP STAT 1 BVB UP STAT DEV STAT BUS STAT 0 WK STAT 0 WK STAT 0 FFM PWW WK LVL STAT BUS STAT 2 WK STAT 2 SWF STAT 2 SWF STAT 3 SWF STA		TRIM OSC 5	TRIM OSC 4	TRIM OSC 3	TRIM OSC 2	TRIM OSC 1	TRIM OSC 0	no	read/write	0111000
SWK OSC CAL H STAT		reserved	TRIM OSC 12	TRIM OSC 11	TRIM OSC 10	TRIM OSC 9	TRIM OSC 8	no	read/write	0111000
SWK CDR CTRL1 SWK CDR CTRL2 SWK CDR CTRL2 SWK CDR CTRL2 SWK CDR LIMT HIGH CTRL SUP STAT 1 SUP STAT 1 SUP STAT 0 POR THERM STAT DEV STAT BUS STAT 0 WK STAT 0 WK STAT 0 WK STAT 0 FFM PWN WK LVL STAT BUS STAT 2 SWK STAT 2 SWK STAT 3 SWK CDR STAT 3 SWK CDR STAT 3 SWK COR STAT 3 SWK CDR STAT 3 SWK STAT 2 SWK STAT 3 SWK CDR STAT 2 SWK CDR STAT 3	7 OSC_CAL_H_6	OSC_CAL_H_5	OSC_CAL_H_4	OSC_CAL_H_3	OSC_CAL_H_2	OSC_CAL_H_1	OSC_CAL_H_0	no	read	0111010
SWK CDR CTRL2 SWK CDR LIMIT HIGH CTRL SWK CDR LIMIT LOW CTRL SUP_STAT_1 SUP_STAT_0 POR THERM_STAT DEV_STAT_0 BUS_STAT_0 WK_STAT_0 WK_STAT_0 WK_STAT_0 WK_STAT_0 FESSETVED WK_STAT_0 FESSETVED SWK_STAT_2 BUS_STAT_2 BUS_STAT_2 BUS_STAT_3 SWK_STAT_3 SWK_STAT_SWK_STAT_SWK_STAT_SWK_STAT_SWK_STAT_SWK_STA	7 OSC_CAL_L_6	OSC_CAL_L_5	OSC_CAL_L_4	OSC_CAL_L_3	OSC_CAL_L_2	OSC_CAL_L_1	OSC_CAL_L_0	no	read	0111011
SWK CDR LIMIT HIGH CTRL CDR LIM L	reserved	reserved	reserved	SELFILT 1	SELFILT 0	reserved SEL OSC CLK 1	SEL OSC CLK 0	yes	read/write	0111100
SWK CDR LIMIT LOW CTRL CDR LIMI L	7 CDR LIM H 6	CDR LIM H 5	cdr LIM H 4	cdr LIM H 3	cdr LIM H 2	CDR LIM H 1	CDR LIM H 0	yes yes	read/write read/write	01111101
SUP_STAT_0			CDR LIM L 4	CDR LIM L 3	CDR LIM L 2	CDR LIM L 1	CDR LIM L 0	yes	read/write	0111111
SUP_STAT_0			STATUS R	REGISTERS						
THERM_STAT	T VS_UV	reserved	VEXT_OC	VREG_UV	VEXT_OT	VIO_OV	VIO_WARN	no	read/clear	1000000
DEV_STAT DEV_STAT BUS_STAT 0 reserved WK_STAT 0 PFM_PWM WK_STAT 0 PFM_PWM WK_STAT 0 PFM_PWM WK_STAT 1 EST WK_STAT 2 VBAT_UV_LA' BUS_STAT 2 CANTO_2 BUS_STAT 3 reserved SMPS_STAT BST_ACT SWK_STAT 3 reserved SWK_STAT 3 ROSERVED SWK_STAT 3 N_AVG_3 1 SWK_CDR_STAT 3 N_AVG_3 1 SWK_STAT 2 reserved SWK_STAT 2 reserved SWK_STAT 2 SWK_STAT 3 SWK_S	reserved	reserved	reserved	reserved	VIO_SC	VIO_UV_FS	VIO_UV	no	read/clear	1000001
BUS_STAT_0 reserved WK_STAT_0 PFM_PWN WK_UL_STAT TEST WK_STAT_2 VBAT_UV_LA* BUS_STAT_2 CANTO_2 BUS_STAT_3 reserved SMPS_STAT BST_ACT SWK_CNT_STAT_3 reserved SWK_CNT_STAT_3 N_AVG_3 1 SWK_CDR_STAT_3 0 N_AVG_3 1 SWK_STAT_2 reserved SWK_STAT_2 reserved SWK_CNT_STAT_2 reserved SWK_CNT_STAT_2 SWK_	VCC1_OT 1 DEV STAT 0	BOOST_OT reserved	reserved reserved	reserved WD FAIL 1	TSD2 WD FAIL 0	TSD1 SPI FAIL	TPW FO ON STATE	no no	read/clear read/clear	1000010
WK STAT 0 PFM PVM WK LVL STAT TEST WK STAT 2 VBAT UV LA' BUS STAT 2 CANTO 2 BUS STAT 3 FESETVED SMPS STAT BST_ACT SWK STAT 3 FESETVED SWK COR STAT 3 1 FESETVED SWK COR STAT 3 0 N AVG 3 1 SWK CDR STAT 3 0 N AVG 3 1 SWK STAT 2 FESETVED SWK ECT STAT 2 FESETVED SWK ECT STAT 2 FESETVED SWK COR STAT 2 FESETVED	reserved	reserved	CANTO 0	SYSERR 0	CAN 0 FAIL 1	CAN 0 FAIL 0	VCAN UV	no	read/clear	1000011
WK STAT 2 VBAT UV LAT BUS STAT 2 CANTO 2 BUS STAT 3 reserved SMPS STAT BST_ACT SWK STAT 3 reserved SWK COR STAT 3 1 reserved SWK COR STAT 3 1 N AVG 3 1 SWK CDR STAT 3 0 N AVG 3 1 SWK STAT 2 reserved SWK ECNT STAT 2 reserved SWK ECNT STAT 2 reserved SWK COR STAT 2 1 N AVG 2 1	reserved	CAN_0_WU	TIMER_WU	reserved	reserved	reserved	WK_WU	no	read/clear	1000110
BUS_STAT_2 CANTO_2 BUS_STAT_3 reserved SMPS_STAT BST_ACT SWK_STAT_3 reserved SWK_CDR_STAT_3 1 N_AVG_3 1 SWK_CDR_STAT_3 0 N_AVG_3 3 SWK_STAT_2 reserved SWK_CDT_STAT_2 reserved SWK_CDT_STAT_2 reserved SWK_CDT_STAT_2 1 N_AVG_2_1	CFG1_STATE	CFG2_STATE	PCFG_STATE	VBAT_UV_STATE	reserved	reserved	WK	no	read	1001000
BUS_STAT_3		reserved	reserved	reserved	CAN_3_WU	CAN 2 WU CAN 1 FAIL 1	CAN 1 WU	no	read/clear	1001001
SMPS STAT BST_ACT SWK STAT 3 reserved SWK ECRT STAT 3 reserved SWK CDR STAT 3 1 N AVG 3 1 SWK CDR STAT 3 0 N AVG 3 2 SWK STAT 2 reserved SWK ECRT STAT 2 reserved SWK ECRT STAT 2 1 N AVG 2 1	SYSERR_2 reserved	CAN_2_FAIL_1 reserved	CAN_2_FAIL_0 reserved	CANTO_1 CANTO 3	SYSERR_1 SYSERR 3	CAN_1_FAIL_1	CAN_1_FAIL_0 CAN 3 FAIL 0	no no	read/clear read/clear	1001010
SWK STAT 3 reserved SWK ECNT STAT 3 reserved SWK CDR STAT 3 1 N AVG 3 1 SWK CDR STAT 3 0 N AVG 3 3 SWK CDR STAT 2 reserved SWK ECNT STAT 2 reserved SWK CDR STAT 2 1 N AVG 2 1	BST_SH	BST_OP	reserved	reserved	BCK_SH	BCK OP	reserved	no	read/clear	1001110
SWK ECNT STAT 3 reserved SWK CDR STAT 3 1 N AVG 3 1 SWK CDR STAT 3 0 N AVG 3 3 SWK STAT 2 reserved SWK ECNT STAT 2 reserved SWK CDR STAT 2 1 N AVG 2 1	_	SELEC	TIVE WAKE	STATUS RE	GISTERS					
SWK CDR STAT 3 1 N AVG 3 1 SWK CDR STAT 3 0 N AVG 3 2 SWK STAT 2 reserved SWK ECNT STAT 2 reserved SWK CDR STAT 2 1 N AVG 2 1	SYNC_3	reserved	reserved	CANSIL_3	SWK_SET_3	WUP_3	WUF_3	no	read	1100100
SWK_CDR_STAT_3_0 N AVG_3_3 SWK_STAT_2 reserved SWK_ECNT_STAT_2 reserved SWK_CDR_STAT_2_1 N AVG_2_1	reserved	ECNT_3_5	ECNT_3_4	ECNT_3_3	ECNT_3_2	ECNT_3_1	ECNT_3_0	no	read	1100101
SWK_STAT_2 reserved SWK_ECNT_STAT_2 reserved SWK_CDR_STAT_2_1 N_AVG_2_1		N AVG 3 9	N AVG 3 8	N AVG 3 7	N AVG 3 6	N AVG 3 5	N AVG 3 4	no	read read	1100110
SWK ECNT STAT 2 reserved SWK_CDR_STAT_2_1 N_AVG_2_1	SYNC 2	N_AVG_3_1 reserved	N AVG 3 0 reserved	CANSIL_2	SWK SET 2	WUP 2	WUF 2	no no	read	1100111
SWK CDR STAT 2 1 N AVG 2 1	reserved	ECNT_2_5	ECNT_2_4	ECNT_2_3	ECNT 2 2	ECNT 2 1	ECNT_2_0	no	read	1101001
SWK_CDR_STAT_2_0 N_AVG_2	1 N AVG 2 10	N_AVG_2_9	N_AVG_2_8	N_AVG_2_7	N_AVG_2_6	N_AVG_2_5	N_AVG_2_4	no	read	110101
	IN_AVG_2_10	N_AVG_2_1	N_AVG_2_0	reserved	reserved	reserved	reserved	no	read	110101
SWK_STAT_1 reserved SWK ECNT STAT 1 reserved	N AVG 2 2	reserved ECNT 1 5	reserved ECNT 1 4	CANSIL_1 ECNT 1 3	SWK_SET_1 ECNT 1 2	WUP_1 ECNT 1 1	WUF_1 ECNT 1 0	no	read	1101100
SWK_ECNT_STAT_1 reserved SWK_CDR_STAT_1_1 N_AVG_1_1	N AVG 2 2 SYNC 1	N AVG 1 9	N AVG 1 8	N AVG 1 7	N AVG 1 6	N AVG 1 5	N AVG 1 4	no no	read read	110110
SWK_CDR_STAT_1_0 N_AVG_1_	N AVG 2 2 SYNC 1 reserved	N_AVG_1_1	N_AVG_1_0	reserved	reserved	reserved	reserved	no	read	1101111
SWK_STAT_0 reserved	N AVG 2 2 SYNC 1 reserved N AVG 1 10	reserved	reserved	CANSIL_0	SWK_SET_0	WUP_0	WUF_0	no	read	1110000
SWK_ECNT_STAT_0 reserved	S N AVG 2 2 SYNC 1 reserved 1 N AVG 1 10 N AVG 1 2 SYNC 0	ECNT 0 5	ECNT 0 4	ECNT 0 3	ECNT 0 2	ECNT 0 1	ECNT 0 0	no	read	1110001
SWK_CDR_STAT_0_1 N_AVG_0_1	S N AVG 2 2 SYNC 1 reserved 1 N AVG 1 10 N AVG 1 2 SYNC 0 reserved		N AVG 0 8	N AVG 0 7	N AVG 0 6	N AVG 0 5	N AVG 0 4	no	read	1110010
SWK_CDR_STAT_0_0 N_AVG_0_:	N AVG 2 2 SYNC 1 reserved N AVG 1 10 N AVG 1 2 SYNC 0 reserved N AVG 0 1 0		N AVG 0 0 LY AND PRO	reserved	reserved STERS	reserved	reserved	no	read	1110011
FAM PROD STAT FAM 3	N AVG 2 2 SYNC 1 reserved N AVG 1 10 N AVG 1 2 SYNC 0 reserved N AVG 0 1 0	N_AVG_0_1	FAM 0	PROD_3	PROD 2	PROD_1	PROD_0	no	read	1111110

Figure 50 Detailed SPI Bit Mapping

Note: The CAN Selective Wake configuration for the 4 CAN modules is managed by banking. The relevant bank is selected via CAN_SWK[1:0] in **BUS_CTRL_3**.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

13.5 SPI Control Registers

Read / Write Operation (see **Chapter 13.3**):

- The 'POR / Soft Reset Value' defines the register content after POR or SBC Software Reset.
- The 'Restart Value' defines the register content after SBC Restart; 'x' means the bit is unchanged.
- 'y' in 'Restart Value' means the bit can be changed by SBC.
- · One 16-bit SPI command consist of two bytes:
 - the 7-bit address and one additional bit for the register access mode and
 - following the data byte

The numbering of following bit definitions refers to the data byte and correspond to the bits D0...D7 and to the SPI bits 8...15.

- There are three different bit types:
 - '**r**' = READ; read only bits (or reserved bits).
 - '**rw**' = READ/WRITE; readable and writable bits.
 - 'rwh' = READ/WRITE/HARDWARE; as rw with the possibility that the hardware can change the bits.
- Reading a register is done byte wise by setting the SPI bit 7 to "0" (= Read Only).
- Writing to a register is done byte wise by setting the SPI bit 7 to "1".
- SPI control bits are not cleared or changed automatically. This must be done by the microcontroller via SPI programming.

The registers are addressed wordwise.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

13.5.1 General Control Registers

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Mode- and Supply Control

M_S_CTRL

Mode- and Supply Control (Address 000 0001_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 00x0 00xx_B

7	6	5	4	3	2	1	0
МО	DE	VEXT_ON	Rese	rved	VIO_OV_RST	VIC)_RT
 rw	/h	rw	r	•	rwh	r	w

Field	Bits	Type	Description
MODE	7:6	rwh	SBC Mode Control 00 _B SBC Normal Mode 01 _B SBC Sleep Mode 10 _B SBC Stop Mode 11 _B SBC Reset: Soft Reset is executed (configuration of RSTN triggering in bit SOFT_RESET_RSTN)
VEXT_ON	5	rw	VEXT Mode Control 0 _B VEXT OFF 1 _B VEXT is enabled
Reserved	4:3	r	Reserved, always reads as 0
VIO_OV_RST	2	rwh	VIO Overvoltage Reset / Fail-Safe enable 0 _B VIO_OV is set in case of VIO_OV; no SBC Restart or Fail-Safe is entered for VIO_OV 1 _B VIO_OV is set in case of VIO_OV; depending on the device configuration SBC Restart or SBC Fail-Safe Mode is entered (see Chapter 5.1.1);
VIO_RT	1:0	rw	VIO Reset Threshold Control 00 _B Vrt1 selected (highest threshold) 01 _B Vrt2 selected 10 _B Vrt3 selected 11 _B Vrt4 selected

- 1. It is not possible to change from SBC Stop to Sleep Mode via an SPI Command. See also the State Machine Chapter.
- 2. After entering SBC Restart Mode, the MODE bits will be automatically set to SBC Normal Mode.
- 3. The SPI output will always show the previously written state with a Write Command (what has been programmed before).

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Hardware Control 0

HW_CTRL_0

Hardware Control 0 (Address 000 0010_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 0x0x xxxx_B

	7	6	5	4	3	2	1	0
	Reserved	PWM_TLAG	FO_ON	PWM_BY_WK	PWM_AUTO	Reserved	BOOST_EN	CFG2
٠	r	rw	rwh	rwh	rw	r	rwh	rw

Field	Bits	Туре	Description
Reserved	7	r	Reserved, always reads as 0
PWM_TLAG	6	rw	PWM Lag time This bit permits to set the time between the PWM to PFM transition. $0_B 100\mu s$ $1_B 1ms$
FO_ON	5	rwh	Failure Output activation This bit is used to activate the Fail Output by software. O _B FO not activated by software, FO can be activated by defined failure 1 _B FO activated by software.
PWM_BY_WK	4	rwh	PWM of Buck converter enabled by WK pin 0 _B Buck converter uses PFM in SBC Stop Mode 1 _B Buck converter can be switched between PFM and PWM by the WK pin in SBC Stop Mode.
PWM_AUTO	3	rw	Automatic transition PFM-PWM in SBC Stop Mode This bit is used to activate the automatic transition PFM to PWM. O _B Buck converter always uses PFM in SBC Stop Mode (default) 1 _B Buck converter uses automatic transition PFM to PWM in case large current needed in SBC Stop Mode. To come back in PFM, write a SBC Stop Mode command to M_S_CTRL.
Reserved	2	r	Reserved, always reads as 0
BOOST_EN	1	rwh	$\begin{array}{ll} \textbf{Boost converter enable} \\ \textbf{0}_{\text{B}} & \textbf{Boost Off} \\ \textbf{1}_{\text{B}} & \textbf{Boost enabled, automatic switch ON for LOW} \textit{V}_{\text{S}} \textbf{Voltage} \end{array}$
CFG2	0	rw	Configuration Select 2 0 _B Fail Output (FO) enabled after 2nd watchdog trigger fail

- 1. The FO_ON bit is cleared by the SBC after SBC Restart Mode. Clearing the bit via SPI or via SBC Restart Mode will not disable the FO output, if the failure condition is still present. See also **Chapter 11** for FO activation and deactivation. Setting the FO output via an SPI should be used for testing purposes only.
- 2. The selection between Config 1/3 respectively Config 2/4 is done by the pin INTN. The INTN pin defines if the SBC enters to SBC Fail-Safe Mode with VCC1 OFF in case of a watchdog failure.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Watchdog Control

WD_CTRL

Watchdog Control (Address 000 0011_B)

POR / Soft Reset Value: 0001 0100_B; Restart Value: x0xx x100_B

7	6	5	4	3	2	1	0
CHECKSUM	WD_STM_EN _0	WD_WIN	WD_EN_WK_ BUS	MAX_3_RST		WD_TIMER	
rw	rwh	rw	rw	rw		rwh	

Field	Bits	Type	Description
CHECKSUM	7	rw	Watchdog Setting Checksum Bit The sum of bits 7:0 needs to have even parity 0 _B Counts as 0 for checksum calculation 1 _B Counts as 1 for checksum calculation
WD_STM_EN_0	6	rwh	Watchdog Deactivation during SBC Stop Mode, bit 0 (Chapter 12.2.4) 0 _B Watchdog is active in Stop Mode 1 _B Watchdog is deactivated in Stop Mode
WD_WIN	5	rw	Watchdog Type Selection 0 _B Watchdog works as a Time-Out watchdog 1 _B Watchdog works as a Window watchdog
WD_EN_WK_ BUS	4	rw	Watchdog Enable after Bus (CANx) Wake in SBC Stop Mode 0 _B Watchdog will not start after a CANx wake 1 _B Watchdog starts with a long open window after CANx Wake
MAX_3_RST	3	rw	Limit number of resets due to a Watchdog failure 0 _B Always generate a reset in case of WD fail 1 _B After 3 consecutive resets due to WD fail, no further reset is generated (only valid in config 1/3)
WD_TIMER	2:0	rwh	Watchdog Timer Period 000 _B 10ms 001 _B 20ms 010 _B 50ms 011 _B 100ms 100 _B 200ms 101 _B 500ms 111 _B 1000ms

- 1. See **Chapter 12.2.3** for calculating the checksum.
- 2. See also Chapter 12.2.4 for more information on disabling the watchdog in SBC Stop Mode.
- 3. See **Chapter 12.2.4** for more information on the effect of the bit WD_EN_WK_BUS.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Bus Control 0

BUS CTRL 0

Bus Control 0 (Address 000 0100_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 0000 0xyy_B

7	6	5	4	3	2	1	0
		Reserved	Į.			CAN0	
		r				rwh	

Field	Bits	Туре	Description
Reserved	7:3	r	Reserved, always reads as 0
CAN0	2:0	rwh	HS-CAN_0 Module Modes
			000 _B CAN OFF
			001 _B CAN is wake capable (no SWK)
			010 _B CAN Receive Only Mode (no SWK)
			011 _B CAN Normal Mode (no SWK)
			100 _B CAN OFF
			101 _B CAN is wake capable with SWK
			110 _B CAN Receive Only Mode with SWK
			111 _B CAN Normal Mode with SWK

- 1. See Figure 23 for detailed state changes of the CAN Transceiver for different SBC modes.
- 2. The bit CANO_2 is not modified by the SBC but can only be changed by the user. Therefore, the access type is 'rw' compared to bits CANO_0 and CANO_1.
- 3. In case SYSERR_0 = 0 and the CAN transceiver is configured to 'x11' while going to SBC Sleep Mode, it will be automatically set to wake capable ('x01'). The SPI bits will be changed to wake capable. If configured to 'x10' and SBC Sleep Mode is entered, then the transceiver is set to wake capable, while it will stay in Receive Only Mode when it had been configured to 'x10' when going to SBC Stop Mode. If it had been configured to wake capable or OFF then the mode will remain unchanged. The Receive Only Mode has to be selected by the user before entering SBC Stop Mode. Refer to Chapter 5.3.4 for detailed information on the Selective Wake mode changes.
- 4. Failure Handling Mechanism: When the SBC enters SBC Fail-Safe Mode due to a failure (e.g. TSD2, WD-Failure), then the bus and wake registers are modified by the SBC in order to ensure that the device can be woken again. Refer to the respective register descriptions.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Internal Wake Input Control 0

WK_CTRL_0

Internal Wake Input Control 0 (Address 000 0110_B)

POR / Soft Reset Value: 0000 0001_B; Restart Value: 0xxx 000x_B

7	6	5	4	3	2	1	0
Reserved	TIMER1_WK_ EN	VBSENS	E_CFG	Reserved	WD_STM_EN _1	Reserved	VBSENSE_EN
r	rw	rw	<i></i>	r	rwh	r	rw

Field	Bits	Type	Description
Reserved	7	r	Reserved, always reads as 0
TIMER1_WK_ EN	6	rw	Wake Source Control (for cyclic wake) 0 _B Cyclic wake disabled 1 _B Cyclic wake enabled as a wake source
VBSENSE_CFG	5:4	rw	Battery Voltage Monitoring Threshold Selection 00 _B VBSENSE0 threshold selected (highest threshold) 01 _B VBSENSE1 threshold selected 10 _B VBSENSE2 threshold selected 11 _B VBSENSE3 threshold selected
Reserved	3	r	Reserved, always reads as 0
WD_STM_EN_1	2	rwh	Watchdog Deactivation during Stop Mode, bit 1 (Chapter 12.2.4) 0 _B Watchdog is active in Stop Mode 1 _B Watchdog is deactivated in Stop Mode
Reserved	1	r	Reserved, always reads as 0
VBSENSE_EN	0	rw	Enable the fast battery voltage monitoring 0 _B Fast Vbatt Monitoring disabled 1 _B Fast Vbatt Monitoring enabled

Note: See also **Chapter 12.2.4** for more information on disabling the watchdog in SBC Stop Mode.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

External Wake Source Control 1

WK_CTRL_1

External Wake Source Control 1 (Address 000 0111_B)

POR / Soft Reset Value: 0000 0001_B; Restart Value: 0000 000x_B

7	6	5	4	3	2	1	0
		1	Reserved	1	1		WK_EN
			r				rwh

Bits	Туре	Description
7:1	r	Reserved, always reads as 0
0	rwh	WK Wake Source Control 0 _B WK wake disabled 1 _B WK is enabled as a wake source
	7:1	7:1 r

Notes

1. Failure Handling Mechanism: When the device enters SBC Fail-Safe Mode due to a failure (e.g. TSD2, WD-Failure), the WK_CTRL_1 is modified to the value '0000 0001' in order to ensure that the device can be woken again.

Multi-CAN Power+ System Basis Chip




Serial Peripheral Interface

Wake Input Level Control

WK_PUPD_CTRL

Wake Input Level Control (Address $000\ 1000_B$)



Field	Bits	Туре	Description
Reserved	7:2	r	Reserved, always reads as 0
WK_PUPD	1:0	rw	WK Pull-Up / Pull-Down Configuration
			00 _B No pull-up / pull-down selected
			01 _B Pull-down resistor selected
			10 _B Pull-up resistor selected
			11 _B Automatic switching to pull-up or pull-down

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Bus Control 2

BUS_CTRL_2

Bus Control 2 (Address 000 1010_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxy yxyy_B

7	6	5	4	3	2	1	0
CAN_2_Flash	CAN_1_Flash	1	CAN2	1	1	CAN1	
rw	rw		rwh			rwh	

Field	Bits	Туре	Description
CAN_2_Flash	7	rw	CAN2 Flash Mode activation 0 _B Flash Mode disabled: CAN communication up to 5MBaud 1 _B Flash Mode enabled: CAN communication for higher than 5MBaud (higher emission on CAN bus - no slew rate control)
CAN_1_Flash	6	rw	CAN1 Flash Mode activation 0 _B Flash Mode disabled: CAN communication up to 5MBaud 1 _B Flash Mode enabled: CAN communication for higher than 5MBaud (higher emission on CAN bus - no slew rate control)
CAN2	5:3	rwh	HS-CAN_2 Module Modes 000 _B CAN OFF 001 _B CAN is wake capable (no SWK) 010 _B CAN Receive Only Mode (no SWK) 011 _B CAN Normal Mode (no SWK) 100 _B CAN OFF 101 _B CAN is wake capable with SWK 110 _B CAN Receive Only Mode with SWK
CAN1	2:0	rwh	HS-CAN_1 Module Modes 000 _B CAN OFF 001 _B CAN is wake capable (no SWK) 010 _B CAN Receive Only Mode (no SWK) 011 _B CAN Normal Mode (no SWK) 100 _B CAN OFF 101 _B CAN is wake capable with SWK 110 _B CAN Receive Only Mode with SWK

- 1. See Figure 23 for detailed state changes of the CAN Transceiver for different SBC modes.
- 2. The bit CANx_2 is not modified by the SBC but can only be changed by the user. Therefore, the access type is 'rw' compared to bits CANx_0 and CANx_1.
- 3. In case SYSERR_x = 0 and the CAN transceiver is configured to 'x11' while going to SBC Sleep Mode, it will be automatically set to wake capable ('x01'). The SPI bits will be changed to wake capable. If configured to 'x10' and SBC Sleep Mode is entered, then the transceiver is set to wake capable, while it will stay in Receive Only Mode when it had been configured to 'x10' when going to SBC Stop Mode. If it had been configured to wake capable or OFF then the mode will remain unchanged. The Receive Only Mode has to be selected by the user

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

before entering SBC Stop Mode. Refer to **Chapter 5.3.4** for detailed information on the Selective Wake mode changes.

4. Failure Handling Mechanism: When the device enters SBC Fail-Safe Mode due to a failure (e.g. TSD2, WD-Failure), then the bus and wake registers are modified by the SBC in order to ensure that the device can be woken again. Refer to the respective register descriptions.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Timer_0 Control and Selection

TIMER_CTRL_0

Timer_0 Control and Selection (Address 000 1100_B)

7	6	5	4	3	2	1	0
		Reserved				TIMER_0_PER	
		r				rwh	

Field	Bits	Туре	Description
Reserved	7:3	r	Reserved, always reads as 0
TIMER_0_PER	2:0	rwh	Cyclic Wake Period Configuration
			000 _B 10ms
			001 _B 20ms
			010 _B 50ms
			011 _B 100ms
			100 _B 200ms
			101 _B 1s
			110 _B 2s
			111 _B reserved

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Hardware Control 1

HW_CTRL_1

Hardware Control 1 (Address 000 1110_B)

POR / Soft Reset Value: 0000 00yy_B; Restart Value: 0x0x xxxx_B

	7	6	5	4	3	2	1	0
٠	ADC_SEL	SOFT_RESET _RSTN	BST_VB_UV_ OFF	Reserved	ВОО	ST_V	VEXT_	VCFG
	rw	rw	rw	r	r۱	N	rw	_' h

Field	Bits	Type	Description				
ADC_SEL	7	rw	8 bit ADC input channel selector 0 _B WK pin is selected 1 _B VBSENSE pin is selected				
SOFT_RESET_ RSTN	6	rw	Soft Reset Configuration 0 _B RSTN will be triggered (pulled low) during a Soft Reset (default) 1 _B No RSTN triggering during a Soft Reset				
BST_VB_UV_ OFF	5	rw	Boost switch-off control on VBSENSE low voltage condition 0 _B Boost automatic switch-off disable 1 _B Boost automatic switch-off enable				
Reserved	4	r	Reserved, always reads as 0				
BOOST_V	3:2	rw	BOOST Output voltage configuration 00 _B 6.7V output (default) 01 _B 8V output 10 _B 10V output 11 _B 12V output				
VEXT_VCFG	1:0	rwh	VEXT Output voltage configuration 00 _B 5.0V output 01 _B 3.3V output (default) 10 _B 1.8V output 11 _B 1.2V output				

- 1. After triggering a SBC Software Reset the bits **VEXT_VCFG** remain unchanged, as shown by the 'y' in the POR/Soft Reset Value.
- 2. The VEXT_VCFG can not be accessed if the PCFG pin is connected to GND. Always read '01'.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Bus Control 3

BUS_CTRL_3

Bus Control 3 (Address 000 1011_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xx0x xxyy_B

7	6	5	4	3	2	1	0
CAN	SWK	Reserved	CAN_0_Flash	CAN_3_Flash		CAN3	
 r	W	r	rw	rw		rwh	

Field	Bits	Туре	Description				
CAN_SWK	7:6	rw	Banking Control for CAN Selective Wake Configurations 00 _B CAN0 Module 01 _B CAN1 Module 10 _B CAN2 Module 11 _B CAN3 Module				
Reserved	5	r	Reserved, always reads as 0				
CAN_0_Flash	4	rw	CANO Flash Mode activation 0 _B Flash Mode disabled: CAN communication up to 5MBaud 1 _B Flash Mode enabled: CAN communication for higher than 5MBaud (higher emission on CAN bus - no slew rate control)				
CAN_3_Flash	3	rw	CAN3 Flash Mode activation 0 _B Flash Mode disabled: CAN communication up to 5MBaud 1 _B Flash Mode enabled: CAN communication for higher than 5MBaud (higher emission on CAN bus - no slew rate control)				
CAN3	2:0	rwh	HS-CAN_3 Module Modes 000 _B CAN OFF 001 _B CAN is wake capable (no SWK) 010 _B CAN Receive Only Mode (no SWK) 011 _B CAN Normal Mode (no SWK) 100 _B CAN OFF 101 _B CAN is wake capable with SWK 110 _B CAN Receive Only Mode with SWK				

- 1. SPI Register Banking for CAN Selective Wake configuration is managed with the bits CAN_SWK[1:0]. See also **Chapter 13.4.2**.
- 2. See Figure 23 for detailed state changes of CAN Transceiver for different SBC modes.
- 3. The bit CAN3_2 is not modified by the SBC but can only be changed by the user. Therefore, the access type is 'rw' compared to bits CAN3_0 and CAN3_1.
- 4. In case SYSERR_3 = 0 and the CAN transceiver is configured to 'x11' while going to SBC Sleep Mode, it will be automatically set to wake capable ('x01'). The SPI bits will be changed to wake capable. If configured to 'x10' and SBC Sleep Mode is entered, then the transceiver is set to wake capable, while it will stay in Receive Only Mode when it had been configured to 'x10' when going to SBC Stop Mode. If it had been configured to wake capable or OFF then the mode will remain unchanged. The Receive Only Mode has to be selected by the user

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

before entering SBC Stop Mode. Refer to **Chapter 5.3.4** for detailed information on the Selective Wake mode changes.

5. Failure Handling Mechanism: When the device enters Fail-Safe Mode due to a failure (e.g. TSD2, WD-Failure), then the bus and wake registers are modified by the SBC in order to ensure that the device can be woken again. Refer to the respective register descriptions.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

System Status Control

SYS_STATUS_CTRL

System Status Control (Address 001 1110_B)

POR Value: 0000 0000_B; Restart Value/Soft Reset Value: xxxx xxxx_B

7	6	5	4	3	2	1	0				
		Г				Ī					
	SYS_STAT										
	II.	i .	1		1	1					
rw											

Field	Bits	Туре	Description
SYS_STAT	7:0	rw	System Status Control Byte (bit0=LSB; bit7=MSB) Dedicated byte for system configuration, access only by microcontroller

- 1. The **SYS_STATUS_CTRL** register is an exception for the default values, i.e. it will keep its configured value even after a Software Reset.
- 2. This byte is intended for storing system configurations of the ECU by the microcontroller and is only accessible in SBC Normal Mode. The byte is not accessible by the SBC and is also not cleared after SBC Fail-Safe or Restart Mode. It allows the microcontroller to quickly store the system configuration without losing the data.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

13.5.2 Selective Wake Control Registers

CAN Selective Wake Control

SWK_CTRL

CAN Selective Wake Control (Address 010 0000_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxx0_B

7	6	5	4	3	2	1	0
OSC_CAL	TRIN	/_EN	CANTO_MAS K		Reserved		CFG_VAL
rw	r	W	rw		r		rwh

Field	Bits	Туре	Description
OSC_CAL	7	rw	Oscillator Calibration Mode 0 _B Oscillator Calibration is disabled 1 _B Oscillator Calibration is enabled
TRIM_EN	6:5	rw	(Un)locking mechanism of oscillator recalibration 00 _B locked 01 _B locked 10 _B locked 11 _B unlocked
CANTO_MASK	4	rw	CAN Time Out Masking 0 _B CAN time-out is masked - no interrupt (on pin INTN) is triggered 1 _B CAN time-out is signaled on INTN
Reserved	3:1	r	Reserved, always reads as 0
CFG_VAL	0	rwh	SWK Configuration valid 0 _B Configuration is not valid (SWK not possible) 1 _B SWK configuration valid, written by up to enable SWK

- 1. TRIM_EN unlocks the oscillation calibration mode. Only the bit combination '11' is the valid unlock. The pin TXDCANx is used for oscillator synchronisation (trimming).
- 2. The microcontroller needs to validate the SWK configuration and set CFG_VAL to '1'. The SBC will only enable SWK if CFG_VAL is set to '1'. The bit will be cleared automatically by the SBC after a wake up or POR or if a SWK configuration data is changed by the microcontroller.
- 3. CANTO_x bit will only be updated inside BUS_STAT_x while CANx_2 is set. Therefore, an interrupt is only signaled upon occurrence of CANTO_x while CANx_2 (SWK is enabled) is set in SBC Normal and Stop Mode.
- 4. TRIM_EN also unlocks the writing to the SWK_OPT_CTRL register in order to enable the alternate low-power Receiver. Only the bit combination '11' unlocks the calibrations / configurations.
- 5. In case, the microcontroller writes a command to a CAN configuration register during SBC stop-mode, the SWK configuration gets invalid.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Bit Timing Logic Control 1

SWK_BTL1_CTRL

SWK Bit Timing Logic Control 1 (Address 010 0001_B)

	7	6	5	4	3	2	1	0
1	ļ							
				TE	BIT			
			<u> </u>	I	1	1	1	
				r	W			

Field	Bits	Туре	Description
ТВІТ	7:0	rw	Number of Time Quanta in a Bit Time Represents the number of time quanta in a bit time. Quanta is depending on SEL_OSC_CLK<1:0> from the SWK_CDR_CTRL2 register.

Multi-CAN Power+ System Basis Chip




Serial Peripheral Interface

SWK Bit Timing Control 2

SWK_BTL2_CTRL

SWK Bit Timing Control 2 (Address $010\ 0010_B$)



Field	Bits	Туре	Description
Reserved	7:6	r	Reserved, always reads as 0
SP	5:0	rw	Sampling Point Position
			Represents the sampling point position (fractional number < 1). Example: 0011 0011 = 0.796875 (~80%)

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK WUF Identifier bits 28...21

SWK_ID3_CTRL

SWK WUF Identifier bits 28...21 (Address 010 0011_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
			ID28	3_21			
	1	İ	1		1		i .
			r\	W			

Field	Bits	Туре	Description
ID28_21	7:0	rw	WUF Identifier Bits 2821

Note:

Please note the configuration of the standard identifier and extended identifier. The standard identifier is configured with the bits ID18...ID28.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK WUF Identifier bits 20...13

SWK_ID2_CTRL

SWK WUF Identifier bits 20...13 (Address 010 0100_B)

7	6	5	4	3	2	1	0
	I	I	I	I		Γ	
			ID20	0_13			
	1	I.	I.	1		1	
			r	W			

Field	Bits	Туре	Description
ID20_13	7:0	rw	WUF Identifier Bits 2013

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK WUF Identifier bits 12...5

SWK_ID1_CTRL

SWK WUF Identifier bits 12...5 (Address 010 0101_B)

7	6	5	4	3	2	1	0
			T.				1
			ID1	12_5			
	1	1	1	1	1		
			r	W			

Field	Bits	Туре	Description
ID12_5	7:0	rw	WUF Identifier Bits 125

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK WUF Identifier bits 4...0

SWK_ID0_CTRL

SWK WUF Identifier bits 4...0 (Address $010\ 0110_B$)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
Reserved			ID4_0			RTR	IDE
r		•	rw		II.	rw	rw

Field	Bits	Туре	Description
Reserved	7	r	Reserved, always reads as 0
ID4_0	6:2	rw	WUF Identifier Bits 40
RTR	1	rw	Remote Transmission Request Field (acc. ISO 11898-1) 0 _B Normal Data Frame 1 _B Remote Transmission Request
IDE	0	rw	Identifier Extension Bit 0 _B Standard Identifier Length (11 bit) 1 _B Extended Identifier Length (29 bit)

Note: The setting RTR = 1 is not allowed for wake-up frames according to the ISO11898-6.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK WUF Identifier Mask bits 28...21

SWK_MASK_ID3_CTRL

SWK WUF Identifier Mask bits 28...21 (Address 010 0111 $_{\rm B}$) POR / Soft Reset Value: 0000 0000 $_{\rm B}$; Restart Value: xxxx xxxx $_{\rm B}$

7	6	5	4	3	2	1	0
			ı				
			MASK_II	D28_21			
		i i	<u>i</u>		1		
			rv	V			

Field	Bits	Туре	Description
MASK_ID28_21	7:0	rw	WUF Identifier Mask Bits 2821
			0_B Unmasked - bit is ignored1_B Masked - bit is compared in CAN frame

Note: WUF bits are masked by setting the respective MASK bit to '1'.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK WUF Identifier Mask bits 20...13

SWK_MASK_ID2_CTRL

SWK WUF Identifier Mask bits 20...13 (Address 010 1000_B) POR / Soft Reset Value: $0000\ 0000_B$; Restart Value: $xxxx\ xxxx_B$

	7	6	5	4	3	2	1	0
1		I	I	I	I		I	
	MASK_ID20_13							
		į.	1	1	1		1	
				r	W			

Field	Bits	Туре	Description
MASK_ID20_13	7:0	rw	WUF Identifier Mask Bits 2013
			 0_B Unmasked - bit is ignored 1_B Masked - bit is compared in CAN frame

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK WUF Identifier Mask bits 12...5

SWK_MASK_ID1_CTRL

SWK WUF Identifier Mask bits 12...5 (Address 010 1001_B)

	7	6	5	4	3	2	1	0
Ī		I	I	I	I	T	I	
				MASK_	ID12_5			
		l .	1	1	1	1	l .	
				r	W			

Field	Bits	Туре	Description
MASK_ID12_5	7:0	rw	WUF Identifier Mask Bits 125
			 0_B Unmasked - bit is ignored 1_B Masked - bit is compared in CAN frame

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK WUF Identifier bits 4...0

SWK_MASK_ID0_CTRL

SWK WUF Identifier bits 4...0 (Address $010\ 1010_{\rm B}$)

7	6	5	4	3	2	1	0
Reserved			MASK_ID4_0	ı		Rese	rved
r	I.		rw				r

Field	Bits	Туре	Description
Reserved	7	r	Reserved, always reads as 0
MASK_ID4_0	6:2	rw	WUF Identifier MASK Bits 40 0 _B Unmasked - bit is ignored 1 _B Masked - bit is compared in CAN frame
Reserved	1:0	r	Reserved, always reads as 0

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Frame Data Length Code Control

SWK_DLC_CTRL

SWK Frame Data Length Code Control (Address $010\ 1011_B$) POR / Soft Reset Value: $0000\ 0000_B$; Restart Value: $xxxx\ xxxx_B$

7	6	5	4	3	2	1	0
	Reserved				DI	-C	
			1				
	r	•			r۱	N	

Field	Bits	Type	Description			
Reserved	7:4	r	Reserved, always reads as 0			
DLC	3:0	rw	Payload length in number of bytes			
			0000 _B Frame Data Length = 0 or cleared			
			0001 _B Frame Data Length = 1			
			0010 _B Frame Data Length = 2			
			0011 _B Frame Data Length = 3			
			0100 _B Frame Data Length = 4			
			0101 _B Frame Data Length = 5			
			0110 _B Frame Data Length = 6			
			0111 _B Frame Data Length = 7			
			from 1000 _B to 1111 _B Frame Data Length = 8			

Note:

The number of bytes in the data field has to be indicated by the DLC. This DLC consists of four bits. The admissible number of data bytes for a data frame is in a range from zero to eight. DLCs in the range of zero to seven indicates data fields of length of zero to seven bytes. DLCs in the range from eight to fifteen indicate data fields of length of eight byte. The configured DLC value has to match bit by bit with the DLC in the received wake-up frame (refer also to **Chapter 5.3.2.3**).

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Data7 Register

SWK_DATA7_CTRL

SWK Data7 Register (Address 010 1100_B)

7	6	5	4	3	2	1	0
ļ					ļ		
			DAT	A7			
Į.		1			<u> </u>		
			rv	V			

Field	Bits	Туре	Description
DATA7	7:0	rw	Data7 byte content(bit0=LSB; bit7=MSB)

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Data6 Register

SWK_DATA6_CTRL

SWK Data6 Register (Address 010 1101_B)

7	6	5	4	3	2	1	0
			DAT	A6			
	1 1	1	1		1 1		1
			rv	V			

Field	Bits	Туре	Description
DATA6	7:0	rw	Data6 byte content (bit0=LSB; bit7=MSB)

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Data5 Register

SWK_DATA5_CTRL

SWK Data5 Register (Address 010 1110 $_{\rm B}$)

7	6	5	4	3	2	1	0
		ļ					
			DAT	A5			
	1	1	1		1		1
			rw	I			

Field	Bits	Туре	Description
DATA5	7:0	rw	Data5 byte content (bit0=LSB; bit7=MSB)

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Data4 Register

SWK_DATA4_CTRL

SWK Data4 Register (Address 010 1111 $_{\rm B}$)

7	6	5	4	3	2	1	0
			ļ		ļ		
			DAT	Γ A 4			
		1			<u> </u>		
			rv	V			

Field	Bits	Туре	Description
DATA4	7:0	rw	Data4 byte content (bit0=LSB; bit7=MSB)

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Data3 Register

SWK_DATA3_CTRL

SWK Data3 Register (Address $011\ 0000_B$)

7	6	5	4	3	2	1	0
			ļ		ļ		1
			DAT	ГАЗ			
1		1			<u> </u>		
			rv	V			

Field	Bits	Туре	Description
DATA3	7:0	rw	Data3 byte content (bit0=LSB; bit7=MSB)

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Data2 Register

SWK_DATA2_CTRL

SWK Data2 Register (Address 011 0001_B)

	7	6	5	4	3	2	1	0
Ī					Ţ	1		
				DA	TA2			
			1		1	1 1		
				r	W			

Field	Bits	Туре	Description
DATA2	7:0	rw	Data2 byte content (bit0=LSB; bit7=MSB)

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Data1 Register

SWK_DATA1_CTRL

SWK Data1 Register (Address $011\ 0010_{\rm B}$)

7	6	5	4	3	2	1	0
			DAT	A1			
	1 1	i i	1		1 1		
			rv	V			

Field	Bits	Туре	Description
DATA1	7:0	rw	Data1 byte content (bit0=LSB; bit7=MSB)

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Data0 Register

SWK_DATA0_CTRL

SWK Data0 Register (Address $011\ 0011_B$)

7	6	5	4	3	2	1	0	
DATA0								
	1 1	1	1		1			
			rv	V				

Field	Bits	Туре	Description
DATA0	7:0	rw	Data0 byte content (bit0=LSB; bit7=MSB)

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

CAN FD Configuration Control Register

SWK_CAN_FD_CTRL

CAN FD Configuration Control Register (Address 011 0100_B)
POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
Rese	rved	DIS_ERR_CN T	Reserved		FD_FILTER	1	CAN_FD_EN
r	•	rwh	r		rw		rw

Field	Bits	Type	Description			
Reserved	7:6	r	Reserved, always reads as 0			
DIS_ERR_CNT	5	rwh	Error Counter Disable Function 0 _B Error Counter is enabled during SWK 1 _B Error counter is disabled during SWK only if CAN_FD_EN = '1'			
Reserved	4	r	Reserved, always reads as 0			
FD_FILTER 3:1 rw 0 0 0 0 0 1 1		rw	CAN FD Dominant Filter Time 000 _B 50 ns 001 _B 100 ns 010 _B 150 ns 011 _B 200 ns 100 _B 250 ns 101 _B 300 ns 110 _B 350 ns			
CAN_FD_EN	0	rw	111 _B 775 ns Enable CAN FD Tolerant Mode 0 _B CAN FD Tolerant Mode disabled 1 _B CAN FD Tolerant Mode enabled			

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Selective Wake Trimming and Calibration Control Registers 13.5.3

SWK Oscillator Trimming Register

SWK_OSC_TRIM_CTRL

SWK Oscillator Trimming Register (Address 011 1000_B)

POR / Soft Reset Value: xxxx xxxx_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0	
TRIM_OSC								
I RIM_OSC								
rw								

Field	Bits	Туре	Description
TRIM_OSC	7:0	rw	Oscillator trimming (bit0=LSB; bit7=MSB); (only writable if TRIM_EN = '11')

Note:

TRIM_OSC[0:4] represent the 32-steps fine trimming range with a monotonous behavior from slower to faster frequency. The step width is ~0.25 MHz.

TRIM_OSC[5:7] changes the oscillator temperature coefficient. It is strongly recommended not to chance these values.

Due to CDR functionality, it is not required to change these values.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Selective Wake Options Register

SWK_OPT_CTRL

Selective Wake Options Register (Address 011 1001_B)

POR / Soft Reset Value: 000x xxxx_B; Restart Value: x00x xxxx_B

7	6	5	4	3	2	1	0
RX_WK_SEL	Reserved		TRIM_OSC				
rw		r			rw		_

Field	Bits	Туре	Description		
RX_WK_SEL	7	rw	SWK Receiver selection (only accessible if TRIM_EN = '11')		
			0 _B Standard Receiver selected during SWK		
			1 _B Wake Receiver selected during SWK		
Reserved	6:5	r	Reserved, always reads as 0		
TRIM_OSC	4:0	rw	Oscillator trimming (bit8=LSB; bit12=MSB); (only writable if TRIM_EN = '11')		

Notes

- 1. The bit RX_WK_SEL is used to switch between different receivers. Therefore the same registers are described below again except for the RX_WK_SEL bit. The bit might be not needed in case one receiver is used for Normal Mode and SWK detection.
- 2. TRIM_OSC[8:12] represent the 32-steps coarse trimming range, which is not monotonous. It is not recommended to change these values.
- 3. If only the RX_WK_SEL bit needs to be changed, read the TRIM_OSC [8:12] bits and keep these values for the next write command on SWK_OPT_CRTL.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Oscillator Calibration High Register

$SWK_OSC_CAL_H_STAT$

SWK Oscillator Calibration High Register (Address $011\ 1010_B$) POR / Soft Reset Value: $0000\ 0000_B$; Restart Value: $xxxx\ xxxx_B$

	7	6	5	4	3	2	1	0	
OSC_CAL_H									
	r								

Field	Bits	Туре	Description
OSC_CAL_H	7:0	r	Oscillator Calibration High Register

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Oscillator Calibration Low Register

 ${\bf SWK_OSC_CAL_L_STAT}$

SWK Oscillator Calibration Low Register (Address 011 1011_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0		
			Γ	I		I			
OSC_CAL_L									
r									

Field	Bits	Туре	Description
OSC_CAL_L	7:0	r	Oscillator Calibration Low Register

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

CDR Control 1 Register

SWK_CDR_CTRL1

CDR Control 1 Register (Address $011\ 1100_{\rm B}$)

POR / Soft Reset Value: 0000 0100_B; Restart Value: 0000 xxxx_B



Field	Bits	Туре	Description
Reserved	7:4	r	Reserved, always reads as 0
SEL_FILT	3:2	rw	Select Time Constant of Filter 00 _B Time constant 8 01 _B Time constant 16 (default) 10 _B Time constant 32 11 _B adapt distance between falling edges 2, 3 bit: Time constant 32 distance between f. edges 4, 5, 6, 7, 8 bit: Time constant 16 distance between falling edges 9, 10 bit: Time constant 8
Reserved	1	r	Reserved, always reads as 0
CDR_EN	0	rw	Enable CDR 0 _B CDR disabled 1 _B CDR enabled

Multi-CAN Power+ System Basis Chip




Serial Peripheral Interface

CDR Control 2 Register

SWK_CDR_CTRL2

CDR Control 2 Register (Address 011 1101_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 0000 00xx_B



Field	Bits	Туре	Description
Reserved	7:2	r	Reserved, always reads as 0
SEL_OSC_CLK	1:0	rw	Input Frequency for CDR module See Table 32 and Table 33

Table 32 Frequency Settings of Internal Clock for the CDR

SEL_OSC_CLK[1:0]	int. Clock for CDR
00	80 MHz
01	40 MHz
10	20 MHz
11	10 MHz

Table 33 Recommended CDR Settings for Different Baud Rates

SEL_OSC_CLK [1:0]	Baudrate	SWK_BTL1_CTRL Value	SWK_CDR_LIMIT_HIGH _CTRL Value	SWK_CDR_LIMIT_LOW_ CTRL Value				
00	500k	1010 0000	1010 1000	1001 1000				
01	500k	0101 0000	0101 0100	0100 1100				
10	500k	CDR Setting not recomm	CDR Setting not recommended for this baudrate due to insufficient precision					
11	500k	CDR Setting not recommended for this baudrate due to insufficient precision						
00	250k	CDR Setting not to be used due to excessive time quanta (counter overflow)						
01	250k	1010 0000	1010 1000	1001 1000				
10	250k	0101 0000	0101 0100	0100 1100				
11	250k	CDR Setting not recomm	ended for this baudrate du	ie to insufficient precision				
00	125k	CDR Setting not to be use	ed due to excessive time q	uanta (counter overflow)				
01	125k	CDR Setting not to be used due to excessive time quanta (counter overflow)						
10	125k	1010 0000	1010 1000	1001 1000				
11	125k	0101 0000	0101 0100	0100 1100				

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK CDR Upper Limit Control

SWK_CDR_LIMIT_HIGH_CTRL

SWK CDR Upper Limit Control (Address $011\ 1110_{\rm B}$)

POR / Soft Reset Value: 1010 1000_B; Restart Value: xxxx xxxx_B



Field	Bits	Туре	Description
CDR_LIM_H	7:0		Upper Bit Time Detection Range of Clock and Data Recovery SWK_BTL1_CTRL values > + 5% will be clamped

Multi-CAN Power+ System Basis Chip




Serial Peripheral Interface

SWK CDR Lower Limit Control

SWK_CDR_LIMIT_LOW_CTRL

SWK CDR Lower Limit Control (Address 011 1111_B)

POR / Soft Reset Value: 1001 1000_B; Restart Value: xxxx xxxx_B



Field	Bits	Туре	Description
CDR_LIM_L	7:0		Lower Bit Time Detection Range of Clock and Data Recovery SWK_BTL1_CTRL values < - 5% will be clamped

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

13.6 SPI Status Information Registers

Read/Clear Operation (see Chapter 13.3):

- One 16-bit SPI command consist of two bytes:
 - the 7-bit address and one additional bit for the register access mode and
 - following the data byte will be ignored when accessing a status register
 The numbering of following bit definitions refers to the data byte and correspond to the bits D0...D7 and to the SPI bits 8...15.
- There are three different bit types:
 - 'r' = READ: read only bits (or reserved bits)
 - 'rc' = READ/CLEAR: readable and clearable bits
 - 'rh' = READ/HARDWARE: readable and the possibility that the hardware can change the bits
- Reading a register is done byte wise by setting the SPI bit 7 to "0" (= Read Only)
- Clearing a register is done byte wise by setting the SPI bit 7 to "1"
- SPI status registers are in general not cleared or changed automatically (an exception are the **WD_FAIL** bits). This must be done by the microcontroller via SPI command

The registers are addressed wordwise.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

General Status Registers 13.6.1

Supply Voltage Fail Status 1

SUP_STAT_1

Supply Voltage Fail Status 1 (Address 100 0000_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xx0x xxxx_B

7	6	5	4	3	2	1	0
VB_UV_BST	VS_UV	Reserved	VEXT_OC	VREG_UV	VEXT_OT	VIO_OV	VIO_WARN
rc	rc	r	rc	rc	rc	rc	rc

Field	Bits	Type	Description
VB_UV_BST	7	rc	VBSENSE low voltage detection 0 _B No VBSENSE low voltage detected 1 _B VBSENSE low voltage detected
VS_UV	6	rc	VS Undervoltage Detection ($V_{S,UV}$) 0_B No V_S undervoltage detected 1_B V_S undervoltage detected
Reserved	5	r	Reserved, always reads as 0
VEXT_OC	4	rc	VEXT Overcurrent Detection 0 _B No OC 1 _B OC detected
VREG_UV	3	rc	The status is related to VEXT 0 _B No VEXT UV detection 1 _B VEXT UV Fail detected
VEXT_OT	2	rc	VEXT Overtemperature Detection 0 _B No overtemperature 1 _B VEXT overtemperature detected
VIO_OV	1	rc	VIO Overvoltage Detection (V _{IO,OV,r}) 0 _B No VIO overvoltage warning 1 _B VIO overvoltage detected
VIO_WARN	0	rc	VIO Undervoltage Prewarning (V _{PW,f}) 0 _B No VIO undervoltage prewarning 1 _B VIO undervoltage prewarning detected

Notes

- 1. The VIO undervoltage prewarning threshold $V_{PW,f}$ is a fixed threshold and independent of the VIO undervoltage reset thresholds.
- 2. VIO_WARN bit setting: It is never updated in SBC Restart Mode. In SBC Init Mode it is only updated after RSTN was released for the first time. It is always updated in SBC Normal and Stop Mode. It is never updated in SBC Sleep Mode and it is always updated in any SBC modes in a VIO_SC condition (after VIO_UV = 1 longer than $t_{vio,sc}$).

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Supply Voltage Fail Status 0

SUP_STAT_0

Supply Voltage Fail Status 0 (Address 100 0001_B)

POR / Soft Reset Value: y000 0000_B; Restart Value: x000 0xxx_B

7	6	5	4	3	2	1	0
POR		Rese	rved	VIO_SC	VIO_UV_FS	VIO_UV	
rc		r			rc	rc	rc

Field	Bits	Type	Description
POR	7	rc	Power-On Reset Detection 0 _B No POR 1 _B POR occurred
Reserved	6:3	r	Reserved, always reads as 0
VIO_SC	2	rc	VIO Short to GND Detection 0 _B No short 1 _B VIO short to GND detected
VIO_UV_FS	1	rc	VIO UV-Detection (due to VRTx reset) 0 _B No Fail-Safe Mode entry due to 4th consecutive VIO_UV 1 _B Fail-Safe Mode entry due to 4th consecutive VIO_UV
VIO_UV	0	rc	VIO UV-Detection (due to VRTx reset) 0 _B No VIO_UV detection 1 _B VIO UV-Fail detected

Notes

- 1. The MSB of the POR/Soft Reset value is marked as 'y': the default value of the POR bit is set after Power-on reset (POR value = 1000 0000). However it will be cleared after a SBC Software Reset command (Soft Reset value = 0000 0000).
- 2. During SBC Sleep Mode, the bits VIO_SC, VIO_OV and VIO_UV will not be set because the regulator suppling VIO is off.
- 3. The VIO_UV bit is never updated in SBC Restart Mode. In SBC Init Mode, it is only updated after RSTN was released for the first time. It is always updated in SBC Normal and Stop Mode, and it is always updated in any SBC modes in a VIO_SC condition (after VIO_UV = 1 longer than t_{vio,sc}).

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Thermal Protection Status

THERM_STAT

Thermal Protection Status (Address 100 0010_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 0xx0 0xxx_B

7	6	5	4	3	2	1	0
Reserved	VCC1_OT	BOOST_OT	Rese	rved	TSD2	TSD1	TPW
r	rc	rc	r	•	rc	rc	rc

Field	Bits	Туре	Description
Reserved	7	r	Reserved, always reads as 0
VCC1_OT	6	rc	VCC1 Overtemperature detection
			0 _B No VCC1 overtemperature
			1 _B VCC1 overtemperature detected
BOOST_OT	5	rc	Boost Overtemperature detection
			0 _B No Boost overtemperature
			1 _B Boost overtemperature detected
Reserved	4:3	r	Reserved, always reads as 0
TSD2	2	rc	TSD2 Thermal Shut-Down Detection
			0 _B No TSD2 event
			1 _B TSD2 OT detected - leading to SBC Fail-Safe Mode
TSD1	1	rc	TSD1 Thermal Shut-Down Detection
			0 _B No TSD1 fail
			1 _B TSD1 OT detected
TPW	0	rc	Thermal Pre Warning
			0 _B No Thermal Pre warning
			1 _B Thermal Pre warning detected

Note:

TPW, TSD1 and TSD2 are not reset automatically, even if the overtemperature pre warning or TSD1/2 conditions are not longer present.

Multi-CAN Power+ System Basis Chip




Serial Peripheral Interface

Device Information Status

DEV_STAT

Device Information Status (Address 100 0011_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xx00 xxxx_B



Field	Bits	Type	Description
DEV_STAT	7:6	rc	Device Status before Restart Mode
			00 _B Cleared (Register must be actively cleared)
			01 _B Restart due to failure described in Table 8 and Table 9 .
			10 _B Sleep Mode
			11 _B Reserved
Reserved	5:4	r	Reserved, always reads as 0
WD_FAIL	3:2	rh	Number of WD-Failure Events (1/2 WD failures depending on INTN)
			00 _B No WD Fail
			01 _B 1x WD Fail, FOx activation- Config 1/2
			10 _B 2x WD Fail, FOx activation- Config 3/4
			11 _B Reserved (never reached)
SPI_FAIL	1	rc	SPI Fail Information
			0 _B No SPI fail
			1 _B Invalid SPI command detected
FO_ON_STATE	0	rc	Activation of Fail Output FO
			0 _B No Failure
			1 _B Failure occurred, FO is activated

Notes

- 1. The WD_FAIL bits are configured as a counter and are the only status bits, which are cleared automatically by the SBC. They are cleared after a successful watchdog trigger and when the watchdog is stopped (also in SBC Sleep and Fail-Safe Mode unless it was reached due to a watchdog failure). See also Chapter 11.1.
- 2. The SPI_FAIL bit is cleared only by SPI command.
- 3. With Config 2/4, the WD_Fail counter is frozen in case of WD trigger failure until a successful WD trigger occurs.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Bus Communication Status 0

BUS STAT 0

Bus Communication Status 0 (Address 100 0100_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 000x xxxx_B

7	6	5	4	3	2	1	0
Reserved			CANTO_0	SYSERR_0	CAN_0	_FAIL	VCAN_UV
	r		rc	rc	ro	2	rc

Field	Bits	Туре	Description			
Reserved	7:5	r	eserved, always reads as 0			
CANTO_0	4	rc	CAN_0 Time Out Detection 0 _B Normal operation 1 _B CAN Time Out detected			
SYSERR_0	3	rc	CAN_0 SWK System Error 0 _B Selective Wake Mode is possible 1 _B System Error detected, SWK enabling not possible			
CAN_0_FAIL	2:1	rc	CAN_0 Failure Status 00 _B No error 01 _B CAN TSD shutdown 10 _B CAN_TXD_DOM: TXD dominant time out for more than 2ms 11 _B CAN_BUS_DOM: BUS dominant time out for more than 2ms			
VCAN_UV	0	rc	Undervoltage CAN Bus Supply 0 _B Normal operation 1 _B CAN Supply undervoltage detected. Transmitter disabled			

Notes

- 1. CANO Recovery Conditions:
 - 1.) TXD Time Out: TXDCAN0 goes HIGH or transmitter is switched off or the transceiver is wake capable;
 - 2.) Bus dominant time out: Bus will become recessive or transceiver is set to wake capable or switched off.
 - 3.) Supply undervoltage: as soon as the threshold is crossed again, i.e. VCAN > VCAN_UV
 - 4.) In all cases (also for TSD shutdown): to enable the Bus transmission again, TXDCAN0 needs to be HIGH for a certain time (transmitter enable time).
- 2. The VCAN_UV comparator is enabled if the mode bit CANx_1 = '1', i.e. in CAN Normal or CAN Receive Only Mode.
- 3. CANTO_x is set only if CANx_2 = 1 (=SWK Mode enabled). It is set as soon as CANSIL_x is set and stays set even in CANSIL_x is reset. An interrupt is issued in SBC Stop and SBC Normal Mode as soon as CANTO_x is set and the interrupt is not masked out, i.e. CANTO_x must be set to 1.
- 4. The SYSERR_x flag is set in case of a configuration error and in case of an error counter overflow (n>32). It is only updated if SWK is enabled (CANx_2 = '1'). See also **Chapter 5.3.3**.
- 5. CANTO_x is set asynchronously to the INTN pulse. In order to prevent undesired clearing of CANTO_x and thus possibly missing this interrupt, the bit will be prevented from clearing (i.e. cannot be cleared) until the next falling edge of INTN.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Wake-up Source and Information Status 0

WK_STAT_0

Wake-up Source and Information Status 0 (Address 100 0110_B)
POR / Soft Reset Value: 0000 0000_B; Restart Value: x0xx 000x_B

7	6	5	4	3	2	1	0	
PFM_PWM	Reserved	CAN_0_WU	TIMER_O_WU		Reserved		WK_WU	
rc	r	rc	rc		r		rc	

Field	Bits	Type	Description
PFM_PWM	7	rc	PFM_PWM automatic transition detected
			0 _B No automatic PFM_PWM transition detected
			1 _B Automatic PFM_PWM transition detected
Reserved	6	r	Reserved, always reads as 0
CAN_0_WU	5	rc	Wake up via CAN_0 Bus
			0 _B No Wake up
			1 _B Wake up
TIMER_0_WU	4	rc	Wake up via cyclic wake
			0 _B No Wake up
			1 _B Wake up
Reserved	3:1	r	Reserved, always reads as 0
WK_WU	0	rc	Wake up via WK
			0 _B No Wake up
			1 _B Wake up

Note: The respective wake source bit will also be set when the device is woken from SBC Fail-Safe Mode.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

WK Input Level

WK_LVL_STAT

WK Input Level (Address 100 1000_B)

POR / Soft Reset Value: xx0x 000x_B; Restart Value: xxxx x00x_B

7	6	5	4	3	2	1	0
TEST	CFG1_STATE	CFG2_STATE	PCFG_STATE	VBAT_UV_ST ATE	Rese	rved	wĸ
r	r	r	r	r	r		r

Field	Bits	Type	Description
TEST	7	r	Status of SBC Development Mode 0 _B LOW Level (=0), Normal User Operation, SBC Development Mode is disabled 1 _B HIGH Level (=1), SBC Development Mode is enabled, no reset triggered due to wrong Watchdog trigger
CFG1_STATE	6	r	Status of INTN Pin This bit shows the level of the INTN pin regarding the device configuration 0 _B LOW Level; Fail-Safe Mode entered due to WD failure (1 or 2 failure) depending on CFG2 bit) Config 2/4 1 _B HIGH Level; Fail-Safe Mode not entered, due to WD failure, Config 1/3
CFG2_STATE	5	r	Status of CFG2 bit on HW_CTRL_0 register This bit shows the setting in bit CFG2 0 _B LOW Level (=0), Fail Outputs (FOx) are active after 2nd watchdog trigger fail Config 3/4 1 _B HIGH Level (=1); Fail Outputs (FOx) are active after 1st watchdog trigger fail Config 1/2
PCFG_STATE	4	r	Status of PCFG Pin 0 _B LOW Level; (connected to GND) 1 _B HIGH Level; (left OPEN)
VBAT_UV_ STATE	3	r	VBSENSE Undervoltage Detection Status 0 _B No VBSENSE undervoltage detected 1 _B VBSENSE undervoltage detected
Reserved	2:1	r	Reserved, always reads as 0
WK	0	r	Status of WK 0 _B LOW Level (=0) 1 _B HIGH Level (=1)

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Wake-up Source and Information Status 2

WK_STAT_2

Wake-up Source and Information Status 2 (Address 100 1001_B)
POR / Soft Reset Value: 0000 0000_B; Restart Value: x000 0xxx_B

7	6	5	4	3	2	1	0
VBAT_UV_LA TCH		Rese	rved		CAN_3_WU	CAN_2_WU	CAN_1_WU
rc		r	•		rc	rc	rc

Field	Bits	Туре	Description
VBAT_UV_	7	rc	VBSENSE Undervoltage Detection
LATCH			0 _B No VBSENSE undervoltage detected
			1 _B VBSENSE undervoltage detected (latched status)
Reserved	6:3	r	Reserved, always reads as 0
CAN_3_WU	2	rc	Wake up via CAN_3 Bus
			0 _B No wake up
			1 _B Wake up
CAN_2_WU	1	rc	Wake up via CAN_2 Bus
			0 _B No wake up
			1 _B Wake up
CAN_1_WU	0	rc	Wake up via CAN_1 Bus
			0 _B No wake up
			1 _B Wake up

Note: The respective wake source bit will also be set when the device is woken from SBC Fail-Safe Mode.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Bus Communication Status 2

BUS STAT 2

Bus Communication Status 2 (Address 100 1010_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
CANTO_2	SYSERR_2	CAN_2	CAN_2_FAIL		SYSERR_1	CAN_1	L_FAIL
rc	rc	rc		rc	rc	r	c

Field	Bits	Type	Description					
CANTO_2	7	rc	CAN_2 Time Out Detection 0 _B Normal operation 1 _B CAN Time Out detected					
SYSERR_2	6	rc	CAN_2 SWK System Error 0 _B Selective Wake Mode is possible 1 _B System Error detected, SWK enabling not possible					
CAN_2_FAIL	5:4	rc	CAN_2 Failure Status 00 _B No error 01 _B CAN TSD shutdown 10 _B CAN_TXD_DOM: TXD dominant time out for more than 2ms 11 _B CAN_BUS_DOM: BUS dominant time out for more than 2ms					
CANTO_1	3	rc	CAN_1 Time Out Detection 0 _B Normal operation 1 _B CAN Time Out detected					
SYSERR_1	2	rc	CAN_1 SWK System Error 0 _B Selective Wake Mode is possible 1 _B System Error detected, SWK enabling not possible					
CAN_1_FAIL	1:0	rc	CAN_1 Failure Status 00 _B No error 01 _B CAN TSD shutdown 10 _B CAN_TXD_DOM: TXD dominant time out for more than 2ms 11 _B CAN_BUS_DOM: BUS dominant time out for more than 2ms					

Notes

- 1. CAN Recovery Conditions:
 - 1.) TXD Time Out: TXDCANx goes HIGH or transmitter is switched off or the transceiver is wake capable.
 - 2.) Bus dominant time out: Bus will become recessive or transceiver is set to wake capable or switched off.
 - 3.) Supply undervoltage: as soon as the threshold is crossed again, i.e. VCAN > VCAN_UV.
 - 4.) In all cases (also for TSD shutdown): to enable the Bus transmission again, TXDCANx needs to be HIGH for a certain time (transmitter enable time).
- 2. CANTO_x is set only if CANx_2 = 1 (=SWK Mode enabled). It is set as soon as CANSIL_x is set and remains set even in CANSIL_x is reset. An interrupt is issued in SBC Stop and SBC Normal Mode as soon as CANTO_x is set and the interrupt is not masked out, i.e. CANTO_x must be set to 1.
- 3. The SYSERR_x Flag is set in case of a configuration error and in case of an error counter overflow (n>32). It is only updated if SWK is enabled (CANx_2 = '1'). See also **Chapter 5.3.3**.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

4. CANTO_x is set asynchronously to the INTN pulse. In order to prevent undesired clearing of CANTO_x and thus possibly missing this interrupt, the bit will be prevented from clearing (i.e. cannot be cleared) until the next falling edge of INTN.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Bus Communication Status 3

BUS_STAT_3

Bus Communication Status 3 (Address 100 1011_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 0000 xxxx_B

7	6	5	4	3	2	1	0
	Rese	rved		CANTO_3	SYSERR_3	CAN_3	_FAIL
•	İ	•	•	rc	rc	rc	2

Field	Bits	Type	Description				
Reserved	7:4	r	Reserved, always reads as 0				
CANTO_3	3	rc	CAN_3 Time Out Detection 0 _B Normal operation 1 _B CAN Time Out detected				
SYSERR_3	2	rc	CAN_3 SWK System Error 0 _B Selective Wake Mode is possible 1 _B System Error detected, SWK enabling not possible				
CAN_3_FAIL	1:0	rc	CAN_3 Failure Status 00 _B No error 01 _B CAN TSD shutdown 10 _B CAN_TXD_DOM: TXD dominant time out for more than 2ms 11 _B CAN_BUS_DOM: BUS dominant time out for more than 2ms				

Notes

- 1. CAN Recovery Conditions:
 - 1.) TXD Time Out: TXDCAN3 goes HIGH or transmitter is switched off or the transceiver is wake capable.
 - 2.) Bus dominant time out: Bus will become recessive or transceiver is set to wake capable or switched off.
 - 3.) Supply undervoltage: as soon as the threshold is crossed again, i.e. VCAN > VCAN UV.
 - 4.) In all cases (also for TSD shutdown): to enable the Bus transmission again, TXDCAN3 needs to be HIGH for a certain time (transmitter enable time).
- 2. CANTO_x is set only if CANx_2 = 1 (=SWK Mode enabled). It is set as soon as CANSIL_x is set and will stay set even in CANSIL_x it is reset. An interrupt is issued in SBC Stop and SBC Normal Mode as soon as CANTO_x is set and the interrupt is not masked out, i.e. CANTO_x must be set to 1.
- 3. The SYSERR_x Flag is set in case of a configuration error and in case of an error counter overflow (n>32). It is only updated if SWK is enabled (CANx_2 = '1'). See also **Chapter 5.3.3**.
- 4. CANTO_x is set asynchronously to the INTN pulse. In order to prevent undesired clearing of CANTO_x and thus possibly missing this interrupt, the bit will be prevented from clearing (i.e. cannot be cleared) until the next falling edge of INTN.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SMPS state

SMPS_STAT

SMPS state (Address $100 \ 1100_B$)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxx0 0xx0_B

7	6	5	4	3	2	1	0
BST_ACT	BST_SH	BST_OP	Reser	rved	BCK_SH	BCK_OP	Reserved
rc	rc	rc	r		rc	rc	r

Field	Bits	Туре	Description
BST_ACT	7	rc	Boost Regulator Active 0 _B Boost not active 1 _B Boost active
BST_SH	6	rc	BSTD short detection 0 _B No short detected on BSTD pin 1 _B BSTD short to supply
BST_OP	5	rc	BSTD open detection 0 _B No open detected on BSTD pin 1 _B BSTD loss of diode detected or loss of Boost GND
Reserved	4:3	r	Reserved, always reads as 0
BCK_SH	2	rc	$\begin{array}{ll} \textbf{BCKSW pin short detection} \\ \textbf{0}_{\text{B}} & \text{No BCKSW short detected} \\ \textbf{1}_{\text{B}} & \text{Short to GND or short to } \textit{V}_{\text{S}} \text{ detected on BCKSW pin} \end{array}$
BCK_OP	1	rc	BCKSW pin open detection 0 _B No BCKSW open detected 1 _B BCKSW loss of freewheeling or BCKSW loss of GND
Reserved	0	r	Reserved, always reads as 0

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

ADC state

ADC_STAT

ADC state (Address $101\ 1000_{\rm B}$)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0					
			Ţ		ı							
	ADC											
	İ	1	1		1 1		ı					
			rc									

Field	Bits	Туре	Description
ADC	7:0	rc	ADC output

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

13.6.2 Selective Wake Status Registers

Selective Wake Status CAN_3

SWK_STAT_3

Selective Wake Status CAN_3 (Address 110 0100_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
Reserved	SYNC_3	Reserved		CANSIL_3	SWK_SET_3	WUP_3	WUF_3
r	r	r		r	r	r	r

Field	Bits	Туре	Description				
Reserved	7	r	Reserved, always reads as 0				
SYNC_3	6	r	CAN_3 Synchronisation (at least one CAN frame without fail must have been received) OB SWK function not working or not synchronous to CAN bus TB Valid CAN frame received, SWK function is synchronous to CAN_3 bus				
Reserved	5:4	r	Reserved, always reads as 0				
CANSIL_3	3	r	CAN_3 Silent Time during SWK operation 0 _B tsilence not exceeded 1 _B set if tsilence is exceeded.				
SWK_SET_3	2	r	CAN_3 Selective Wake Activity 0 _B Selective Wake is not active 1 _B Selective Wake is activated				
WUP_3	1	r	CAN_3 Wake-up Pattern Detection 0 _B No WUP 1 _B WUP detected				
WUF_3	0	r	CAN_3 SWK Wake-up Frame Detection (acc. ISO 11898-6) 0 _B No WUF 1 _B WUF detected				

Note:

 SWK_SET_x is set to flag that the selective wake functionality is activated (SYSERR_x = 0, CFG_VAL = 1, CANx_2 = 1). The selective wake function is activated via a CAN mode change, except if CANx = '100'.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Error Counter Status CAN_3

SWK_ECNT_STAT_3

SWK Error Counter Status CAN_3 (Address 110 0101_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B



Field	Bits	Type	Description
Reserved	7:6	r	Reserved, always reads as 0
ECNT_3	5:0	r	SWK CAN_3 Frame Error Counter
			00 0000 _B No Frame Error
			01 1111 _B 31 Frame Errors have been counted
			10 0000 _B Error counter overflow - SWK function will be disabled

Note:

If a frame has been received that is valid according to ISO 11898-1 and the counter is not zero, then the counter shall be decremented. If the counter has reached a value of 32, the following actions shall be performed: Selective Wake function shall be disabled, SYSERR_x shall be set and the CAN wake capable function shall be enabled, which leads to a wake with the next WUP.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

CDR Status CAN_3_1

SWK_CDR_STAT_3_1

CDR Status CAN_3_1 (Address 110 0110_B)

POR / Soft Reset Value: 1010 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0				
					1						
NAVG_SAT_3											
		1	i i								
	r										

Field	Bits	Туре	Description
NAVG_SAT_3	7:0	r	Output Value from Filter Block
			N_AVG is representing the integer part of the number of selected input clock frequency per CAN bus bit. N_AVG[11:4] e.g.160.75

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

CDR Status CAN_3_0

SWK_CDR_STAT_3_0

CDR Status CAN_3_0 (Address 110 0111 $_{\rm B}$)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0	
	NAVG_	SAT_3	T	Reserved				
	1		1				1	
	r	•			ı	•		

Field	Bits	Туре	Description
NAVG_SAT_3	7:4	r	Output Value from Filter Block N_AVG is representing the fractional part of the number of selected input clock frequency per CAN bus bit. N_AVG[3:0] e.g.160.75
Reserved	3:0	r	Reserved, always reads as 0

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Selective Wake Status CAN_2

SWK_STAT_2

Selective Wake Status CAN_2 (Address 110 1000_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
Reserved	SYNC_2	Reserved		CANSIL_2	SWK_SET_2	WUP_2	WUF_2
r	r	r	•	r	r	r	r

Field	Bits	Type	Description
Reserved	7	r	Reserved, always reads as 0
SYNC_2	6	r	CAN_2 Synchronisation (at least one CAN frame without fail must have been received) O _B SWK function not working or not synchronous to CAN bus 1 _B Valid CAN frame received, SWK function is synchronous to CAN_2 bus
Reserved	5:4	r	Reserved, always reads as 0
CANSIL_2	3	r	CAN_2 Silent Time during SWK operation 0 _B tsilence not exceeded 1 _B set if tsilence is exceeded.
SWK_SET_2	2	r	CAN_2 Selective Wake Activity 0 _B Selective Wake is not active 1 _B Selective Wake is activated
WUP_2	1	r	CAN_2 Wake-up Pattern Detection 0 _B No WUP 1 _B WUP detected
WUF_2	0	r	CAN_2 SWK Wake-up Frame Detection (acc. ISO 11898-6) 0 _B No WUF 1 _B WUF detected

Note:

 SWK_SET_x is set to flag that the selective wake functionality is activated (SYSERR_x = 0, CFG_VAL = 1, CANx_2 = 1). The selective wake function is activated via a CAN mode change, except if CANx = '100'.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Error Counter Status CAN_2

SWK_ECNT_STAT_2

SWK Error Counter Status CAN_2 (Address 110 1001_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B



Field	Bits	Туре	Description
Reserved	7:6	r	Reserved, always reads as 0
ECNT_2	5:0	r	SWK CAN_2 Frame Error Counter
			00 0000 _B No Frame Error
			01 1111 _B 31 Frame Errors have been counted
			10 0000 _B Error counter overflow - SWK function will be disabled

Note:

If a frame has been received that is valid according to ISO 11898-1 and the counter is not zero, then the counter shall be decremented. If the counter has reached a value of 32, the following actions shall be performed: Selective Wake function shall be disabled, SYSERR_x shall be set and the CAN wake capable function shall be enabled, which leads to a wake with the next WUP.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

CDR Status CAN_2_1

SWK_CDR_STAT_2_1

CDR Status CAN $_2$ 1 (Address 110 1010 $_B$)

POR / Soft Reset Value: 1010 0000_B; Restart Value: xxxx xxxx_B

	7	6	5	4	3	2	1	0			
NAVG_SAT_2											
		1	İ.	İ.	1	1	İ	1			
					r						

Field	Bits	Туре	Description
NAVG_SAT_2 7:0 r O u			Output Value from Filter Block
			N_AVG is representing the integer part of the number of selected input clock frequency per CAN bus bit. N_AVG[11:4] e.g.160.75

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

CDR Status CAN_2_0

SWK_CDR_STAT_2_0

CDR Status CAN $_2$ 0 (Address 110 1011 $_B$)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0	
	NAVG_	SAT_2		Reserved				
	1		1				1	
	r				ı	•		

Field	Bits	Туре	Description
NAVG_SAT_2	7:4	r	Output Value from Filter Block N_AVG is representing the fractional part of the number of selected input clock frequency per CAN bus bit. N_AVG[3:0] e.g.160.75
Reserved	3:0	r	Reserved, always reads as 0

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Selective Wake Status CAN_1

SWK_STAT_1

Selective Wake Status CAN_1 (Address 110 1100_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
Reserved	SYNC_1	Reserved		CANSIL_1	SWK_SET_1	WUP_1	WUF_1
r	r	r	•	r	r	r	r

Field	Bits	Туре	Description				
Reserved	7	r	Reserved, always reads as 0				
SYNC_1	6	r	CAN_1 Synchronisation (at least one CAN frame without fail must have been received) 0 _B SWK function not working or not synchronous to CAN bus 1 _B Valid CAN frame received, SWK function is synchronous to CAN_1 bus				
Reserved	5:4	r	Reserved, always reads as 0				
CANSIL_1	3	r	CAN_1 Silent Time during SWK operation 0 _B tsilence not exceeded 1 _B set if tsilence is exceeded.				
SWK_SET_1	2	r	CAN_1 Selective Wake Activity 0 _B Selective Wake is not active 1 _B Selective Wake is activated				
WUP_1	1	r	CAN_1 Wake-up Pattern Detection 0 _B No WUP 1 _B WUP detected				
WUF_1	0	r	CAN_1 SWK Wake-up Frame Detection (acc. ISO 11898-6) 0 _B No WUF 1 _B WUF detected				

Note:

 SWK_SET_x is set to flag that the selective wake functionality is activated (SYSERR_x = 0, $CFG_VAL = 1$, $CANx_2 = 1$). The selective wake function is activated via a CAN mode change, except if CANx = '100'.

Multi-CAN Power+ System Basis Chip




Serial Peripheral Interface

SWK Error Counter Status CAN_1

SWK_ECNT_STAT_1

SWK Error Counter Status CAN_1 (Address 110 1101_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B



Field	Bits	Туре	Description			
Reserved	7:6	r	Reserved, always reads as 0			
ECNT_1	5:0	r	SWK CAN_1 Frame Error Counter			
			00 0000 _B No Frame Error			
			01 1111 _B 31 Frame Errors have been counted			
			10 0000 _B Error counter overflow - SWK function will be disabled			

Note:

If a frame has been received that is valid according to ISO 11898-1 and the counter is not zero, then the counter shall be decremented. If the counter has reached a value of 32, the following actions shall be performed: Selective Wake function shall be disabled, SYSERR_x shall be set and the CAN wake capable function shall be enabled, which leads to a wake with the next WUP.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

CDR Status CAN_1_1

SWK_CDR_STAT_1_1

CDR Status CAN_1_1 (Address 110 1110 $_{\rm B}$)

POR / Soft Reset Value: 1010 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0	
			I					
	NAVG_SAT_1							
	1	1			1		1	
			r	•				

Field	Bits	Type	Description
NAVG_SAT_1 7:0 r O			Output Value from Filter Block
			N_AVG is representing the integer part of the number of selected input clock frequency per CAN bus bit. N_AVG[11:4] e.g.160.75

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

CDR Status CAN_1_0

 ${\bf SWK_CDR_STAT_1_0}$

CDR Status CAN_1_0 (Address 110 1111 $_{\rm B}$)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
	NAVG_	SAT_1	ı		Rese	rved	ı
	r				1	<u> </u>	

Field	Bits	Туре	Description
NAVG_SAT_1	7:4	r	Output Value from Filter Block N_AVG is representing the fractional part of the number of selected input clock frequency per CAN bus bit. N_AVG[3:0] e.g.160.75
Reserved	3:0	r	Reserved, always reads as 0

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

Selective Wake Status CAN_0

SWK_STAT_0

Selective Wake Status CAN_0 (Address 111 0000_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

	7	6	5	4	3	2	1	0
•	Reserved	SYNC_0	Reser	Reserved		SWK_SET_0	WUP_0	WUF_0
·	r	r	r		r	r	r	r

Field	Bits	Туре	Description
Reserved	7	r	Reserved, always reads as 0
SYNC_0	6	r	CAN_0 Synchronisation (at least one CAN frame without fail must have been received) 0 _B SWK function not working or not synchronous to CAN bus 1 _B Valid CAN frame received, SWK function is synchronous to CAN_0 bus
Reserved	5:4	r	Reserved, always reads as 0
CANSIL_0	3	r	CAN_0 Silent Time during SWK operation 0 _B tsilence not exceeded 1 _B set if tsilence is exceeded.
SWK_SET_0	2	r	CAN_0 Selective Wake Activity 0 _B Selective Wake is not active 1 _B Selective Wake is activated
WUP_0	1	r	CAN_0 Wake-up Pattern Detection 0 _B No WUP 1 _B WUP detected
WUF_0	0	r	CAN_0 SWK Wake-up Frame Detection (acc. ISO 11898-6) 0 _B No WUF 1 _B WUF detected

Note:

 SWK_SET_x is set to flag that the selective wake functionality is activated (SYSERR_x = 0, CFG_VAL = 1, CANx_2 = 1). The selective wake function is activated via a CAN mode change, except if CANx = '100'.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

SWK Error Counter Status CAN_0

SWK_ECNT_STAT_0

SWK Error Counter Status CAN_0 (Address 111 0001_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B



Field	Bits	Туре	Description
Reserved	7:6	r	Reserved, always reads as 0
ECNT_0	5:0	r	SWK CAN_0 Frame Error Counter
			00 0000 _B No Frame Error
			01 1111 _B 31 Frame Errors have been counted
			10 0000 _B Error counter overflow - SWK function will be disabled

Note:

If a frame has been received that is valid according to ISO 11898-1 and the counter is not zero, then the counter shall be decremented. If the counter has reached a value of 32, the following actions shall be performed: Selective Wake function shall be disabled, SYSERR_x shall be set and the CAN wake capable function shall be enabled, which leads to a wake with the next WUP.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

CDR Status CAN_0_1

 ${\bf SWK_CDR_STAT_0_1}$

CDR Status CAN $_0$ 1 (Address 111 0010 $_{\rm B}$)

POR / Soft Reset Value: 1010 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
	T						
	NAVG_SAT_0						
	1	1	1		1		
			r				

Field	Bits	Туре	Description
NAVG_SAT_0	7:0	r	Output Value from Filter Block
			N_AVG is representing the integer part of the number of selected input clock frequency per CAN bus bit. N_AVG[11:4] e.g.160.75

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

CDR Status CAN_0_0

SWK_CDR_STAT_0_0

CDR Status CAN $_0$ 0 (Address 111 0011 $_{\rm B}$)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
NAVG_SAT_0			Reserved				
	1		1	1			1
	r					•	

Field	Bits	Туре	Description
NAVG_SAT_0	7:4	r	Output Value from Filter Block N_AVG is representing the fractional part of the number of selected input clock frequency per CAN bus bit. N_AVG[3:0] e.g.160.75
Reserved	3:0	r	Reserved, always reads as 0

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

13.6.3 Family and Product Information Register

Family and Product Identification Register

FAM_PROD_STAT

Family and Product Identification Register (Address 111 1110_B)
POR / Soft Reset Value: 0100 yyyy _B; Restart Value: 0100 yyyy_B



Field	Bits	Туре	Description
FAM	7:4	r	SBC Family Identifier (bit4=LSB; bit7=MSB)
			0 0 01 _B Driver SBC Family
			0 0 10 _B DC/DC-SBC Family
			0 0 11 _B Mid-Range SBC Family
			0 1 00 _B Multi-CAN Power+ SBC Family
			0 1 01 _B LITE SBC Family
			0 1 00 _B Mid-Range+ SBC Family
PROD	3:0	r	SBC Product Identifier (bit0=LSB; bit3=MSB)
			0 0 0 0 _B TLE9278-3BQX
			0 0 0 1 _B TLE9278-3BQX V33
			0 0 1 0 _B TLE9278BQX
			0 0 1 1 _B TLE9278BQX V33

Notes

1. The actual default register value after POR, Soft Reset or Restart of PROD depends on the respective product. Therefore the value 'y' is specified.

Multi-CAN Power+ System Basis Chip



Serial Peripheral Interface

13.7 Electrical Characteristics

Table 34 Electrical Characteristics: Power Stage

 $V_{\rm S}$ = 5.5 V to 28 V, $T_{\rm j}$ = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
SPI frequency							
Maximum SPI frequency	$f_{\rm SPI,max}$	-	_	4.0	MHz	1)	P_13.7.1
SPI Interface; Logic Inputs		d CSN	i.				
H-input Voltage Threshold	V_{IH}	-	_	0.7×	٧	_	P_13.7.2
				V_{10}			
L-input Voltage Threshold	V_{IL}	0.3 × V _{IO}	_	_	V	_	P_13.7.3
Hysteresis of input Voltage	V_{IHY}	-	0.2 × V _{IO}	_	V	_1)	P_13.7.4
Pull-up Resistance at pin CSN	R _{ICSN}	20	40	80	kΩ	$V_{\rm CSN} = 0.7 \times V_{\rm IO}$	P_13.7.5
Pull-down Resistance at pin SDI and CLK	R _{ICLK/SDI}	20	40	80	kΩ	$V_{\rm SDI/CLK} = 0.2 \times V_{\rm IO}$	P_13.7.6
Input Capacitance at pin CSN, SDI or CLK	Cı	-	10	_	pF	1)	P_13.7.7
Logic Output SDO							
H-output Voltage Level	V_{SDOH}	V _{IO} - 0.4	V _{IO} - 0.2	-	٧	I _{DOH} = -1.6 mA	P_13.7.8
L-output Voltage Level	V_{SDOL}	_	0.2	0.4	٧	I _{DOL} = 1.6 mA	P_13.7.9
Tri-state Leakage Current	I _{SDOLK}	-10	-	10	μΑ	$V_{\text{CSN}} = V_{\text{IO}};$ $0 \text{ V} < V_{\text{DO}} < V_{\text{IO}}$	P_13.7.10
'Tri-state Input Capacitance	C_{SDO}	_	10	15	pF	1)	P_13.7.11
Data Input Timing ¹⁾		'	i.				
Clock Period	t_{pCLK}	250	_	-	ns	_	P_13.7.12
Clock HIGH Time	t_{CLKH}	125	_	-	ns	_	P_13.7.13
Clock LOW Time	t_{CLKL}	125	_	-	ns	-	P_13.7.14
Clock LOW before CSN LOW	t_{bef}	125	_	-	ns	_	P_13.7.15
CSN Setup Time	t_{lead}	250	_	-	ns	_	P_13.7.16
CLK Setup Time	t_{lag}	250	_	-	ns	_	P_13.7.17
Clock LOW after CSN HIGH	t_{beh}	125	-	-	ns	-	P_13.7.18
SDI Setup Time	$t_{\sf DISU}$	100	_	-	ns	_	P_13.7.19
SDI Hold Time	t_{DIHO}	50	_	-	ns	-	P_13.7.20
Input Signal Rise Time at pin SDI, CLK and CSN	t _{rIN}	-	_	50	ns	-	P_13.7.21
Input Signal Fall Time at pin SDI, CLK and CSN	t _{fIN}	-	-	50	ns	-	P_13.7.22

Serial Peripheral Interface


Table 34 **Electrical Characteristics: Power Stage**

 $V_{\rm S}$ = 5.5 V to 28 V, $T_{\rm i}$ = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note or Nu	Number
		Min.	Тур.	Max.		Test Condition	
Delay Time for Mode Changes ²⁾	$t_{Del,Mode}$	-	-	5	μs	-	P_13.7.23
CSN HIGH Time	t _{CSN(high)}	3	_	_	μs	-	P_13.7.24
Data Output Timing ¹⁾					•		
SDO Rise Time	$t_{\sf rSDO}$	-	30	80	ns	C _L = 100 pF	P_13.7.25
SDO Fall Time	t_{fSDO}	_	30	80	ns	C _L = 100 pF	P_13.7.26
SDO Enable Time	$t_{\sf ENSDO}$	_	_	50	ns	LOW impedance	P_13.7.27
SDO Disable Time	$t_{\sf DISSDO}$	_	_	50	ns	HIGH impedance	P_13.7.28
SDO Valid Time	t_{VASDO}	_	_	50	ns	C _L = 100 pF	P_13.7.29

¹⁾ Not subject to production test; specified by design.

²⁾ Applies to all mode changes triggered via SPI commands.



SPI Timing Diagram Figure 51

Numbers in drawing correlate with the last 2 digits of the Number field in the Electrical Note: Characteristics table.



Application Information

14 Application Information

14.1 Application Diagram

Note:

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 52 TLE9278-3BQX V33 Application Diagram

Multi-CAN Power+ System Basis Chip



Application Information

Bill of Material Table 35

Ref.	Typical Value	Purpose / Comment
Capacitan	ices	
C1	47 μF ± 20% Electrolytic	Buffering capacitor to cut off battery spikes, depending on the application. The voltage rating depends on the application.
C1fil	100 nF ± 20%, 50 V ceramic	Input filter battery capacitor for optimum EMC behavior.
C2	100 μF ± 20%, 50 V, Electrolytic	Output Boost capacitor. ESR $\leq 1\Omega$ over the temperature range.
C3	110 μF ± 20%, 50 V Ceramic	Input Buck capacitor. Low ESR.
C4, C5	22 μF ± 20%, 16V Ceramic	Output Buck capacitor, for optimum current capability and dynamic behavior. Low ESR.
C ₆	10 μF ± 20%, 16 V ceramic	$^{1)}$ $V_{\rm EXT}$ Output capacitor. Low ESR.
C ₇	470 pF ± 20%, 16 V ceramic	$V_{\rm EXT}$ Filter capacitor (only needed if used for off-board supply).
C ₈	22 nF ± 20%, 16 V ceramic	$V_{\rm BSENSE}$ blocking capacitor. Low ESR.
C ₉	22 nF ± 20%, 16 V ceramic	Spikes filtering, as required by application. Mandatory protection for off-board connection.
C _{VCAN}	1 μF ± 20%, 16 V ceramic	Input filter CAN supply. The capacitor must be placed close to the VCAN pin. For optimum EMC and CAN FD performances, the capacitor has to be \geq 4.7 μ F
C _{CANx}	47 nF / OEM dependent	Split termination stability.
Resistanc	es	
R _{SHUNT}	1 Ω ± 1%	Sense shunt for VEXT current limitation (configured to typ. 235 mA with 1 Ω shunt).
$\overline{R_1}$	10 kΩ22 kΩ ± 5%	Selection of hardware configuration 1/3, i.e. in case of WD failure SBC Restart Mode is entered. If not connected, then the hardware configuration 2/4 is selected.
$\overline{R_2}$	$10 \text{ k}\Omega \pm 5\%^{2)}$	Limit the VBSENSE pin input current.
R3	10 kΩ ± 5%	Wetting current of the switch, as required by application.
R4	10 kΩ ± 5%	Limit the WK pin input current, e.g. for ISO pulses.
R _{CANHx}	60 Ω / OEM dependent	CAN bus termination.
R _{CANL}	60 Ω / OEM dependent	CAN bus termination.
Inductors		
L ₁	22 μH47 μH ± 20%	³⁾ Boost regulator coil. The saturation current depends on the application.
L ₂	47 μH ± 20%	³⁾ Buck regulator coil. The saturation current depends on the application.

Active Components



Application Information

Table 35 Bill of Material (cont'd)

Ref.	Typical Value	Purpose / Comment
D1	e.g.SS34HE3/9AT (Vishay) or similar	Reverse polarity protection.
D2	e.g. SL04-GS08 (Vishay) or SS34HE3/9AT	Boost regulator power diode. Forward current depends on the application.
T ₂	BCP 52-16, Infineon	Power element of VEXT, current limit to be configured via shunt R_{SHUNT} .
	MJD253, ON Semi	Alternative power element of VEXT.
μC	e.g. XC2xxx Microcontroller.	

- 1) For optimized EMC performance, one additional filter capacitor ≤ 10 nF ± 20% 16 V ceramic is required.
- 2) For ISO7637-2 pulse robustness, a higher value might be needed.
- 3) The saturation current must be define according to the maximum current capability by the application.




Figure 53 Hint for Increasing the Robustness of pin FO/TEST during Debugging or Programming

Multi-CAN Power+ System Basis Chip



Application Information

14.2 ESD Tests

Tests for ESD robustness according to IEC61000-4-2 "GUN test" (150 pF, 330 Ω) have been performed. The results and test condition are available in a test report. The values for the tests are listed below.

Table 36 ESD "GUN Test" 1)2)

Performed Test	Result	Unit	Remarks
ESD at pin VS, VBSENSE, VEXTIN, VEXTREF, WK, CANHx, CANLx versus GND	> 6	kV	positive pulse
ESD at pin VS, VBSENSE, VEXTIN, VEXTREF, WK, CANHx, CANLx versus GND	<-6	kV	negative pulse

¹⁾ ESD susceptibility "ESD GUN" according to EMC 1.3 Test Specification, Section 4.3 (IEC 61000-4-2). Tested by external test house (IBEE Zwickau, EMC Test report No. 09-12-18).

EMC and ESD susceptibility tests according to SAE J2962-2 (V. 2014-01-23) have been performed. Tested by external test house (Jakob Mooser GmbH, Test report No. 434/2016).

²⁾ ESD Test "GUN Test" is specified with external components for pins VS, VBSENSE, VEXTIN, VEXTREF and WK. See the application diagrams in **Chapter 14.1** for more information.



Application Information

14.3 Thermal Behavior of Package

The figure below shows the thermal resistance (Rth_JA) of the device vs. the cooling area on the bottom of the PCB for Ta = 85°C. Every line reflects a different PCB and thermal via design.




Figure 54 Thermal Resistance (Rth_JA) vs. Cooling Area




Figure 55 Board Setup

The Board setup is defined according to JESD 51-2,-5,-7.

Board: $76.2 \times 114.3 \times 1.5 \text{ mm}^3$ with 2 inner copper layers (35 µm thick), with thermal via array under the exposed pad contacting the first inner copper layer and the cooling area on the bottom layer (70 µm).



Package Outlines

15 Package Outlines




Figure 56 PG-VQFN-481)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Further information on packages

https://www.infineon.com/packages

Multi-CAN Power+ System Basis Chip



Revision History

16 Revision History

Revision	Date	Changes
1.5	2019-09-27	Datasheet updated:
		• General
		corrected typo "ISO 11989-1" to "11898-1"
		 changed "SBC Software Development Mode" to "SBC Development Mode"
		• Updated description of the leave procedure in SBC Development Mode (FO/TEST pin condition)
		• Figure 12 and Figure 15: added dot between VS and Boost Converter
		Updated Table 23
		added P_8.3.47 and P_8.3.48 (no product change)
		- tightened P_8.3.18
		 tightened P_8.3.8 and P_8.3.9 by additional footnote
		Corrected Bit 6 Address (Status Information Field) in Table 31
		 Added footnote for R₂ in Table 35 (Bill of Material)
		Added Figure 53
1.4	2019-01-23	Initial Release.

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2019-09-27 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference Z8F68544720

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Infineon:

TLE92783BQXV33XUMA1