

### Features

- 2 channel integrated analog input Class D audio amplifier driver
- Differential or single-ended input
- Versatile protection control enabling latched, non-latched, or host controlled shutdown function
- Programmable over current protection
- Programmable dead-time generation
- External thermal sensor input
- Click noise reduction
- Under voltage protection
- High noise immunity

### Product Summary

Topology	Half-Bridge/Full-Bridge
$V_{\text{OFFSET (max)}}$	+/- 200 V
$I_{\text{O+}} & I_{\text{O-}}$ (typical)	0.5 A & 0.6 A
Selectable deadtime	45/65/85/105 ns
DC offset	<18 mV
OC protection delay	500 ns (max)
Shutdown propagation delay	250 ns (max)
Error amplifier open loop gain	>60 dB

### Package Options



### Ordering Information

Base Part Number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRS2452AM	MLPQ 32 7x7	Tape and Reel	3000	IRS2452AM

## Description

The IRS2452AM integrates two channels of high voltage, high performance Class D audio amplifier drivers with PWM modulators and protections. In conjunction with external MOSFET, the IRS2452AM forms a complete 2 channel Class D audio amplifier. The IRS2452AM is designed with floating analog inputs and protection control interface pins convenient for half bridge applications. High and low side MOSFET are protected from over current conditions by a programmable over current protection. Essential elements of PWM modulator section allow flexible system design. A small MLPQ 7x7mm package enhances the benefit of smaller size of Class D topology. The IRS2452AM is a lead-free, ROHS compliant.

## Qualification Information<sup>†</sup>


<b>Qualification Level</b>		Industrial <sup>††</sup>
		Comments: This family of ICs has passed JEDEC's Industrial qualification. IR's Consumer qualification level is granted by extension of the higher Industrial level.
<b>Moisture Sensitivity Level</b>		MSL2 <sup>†††</sup> , 260°C (per IPC/JEDEC J-STD-020)
<b>ESD</b>	<b>Machine Model</b>	Class B (per JEDEC standard EIA/JESD22-A115)
	<b>Human Body Model</b>	Class 1B (per EIA/JEDEC standard JESD22-A114)
	<b>Charge Device Model</b>	Class 0B (per EIA/JEDEC standard JESD22-C101)
<b>IC Latch-Up Test</b>		Class I, Level A (per JESD78)
<b>RoHS Compliant</b>		Yes

† Qualification standards can be found at Infineon web site <http://www.infineon.com/product-info/reliability/>

†† Higher qualification ratings may be available should the user have such requirements. Please contact your Infineon Technology sales representative for further information.

††† Higher MSL ratings may be available for the specific package types listed here. Please contact your Infineon Technology sales representative for further information.

## Typical Connection Diagram



### Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM; all currents are defined positive into any lead. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
$V_{Bn}$	High side floating supply voltage	-0.3	415	V
$V_{Sn}$	High side floating supply voltage <sup>††</sup> , n=1-2	$V_{Bn} - 15$	$V_{Bn} + 0.3$	V
$V_{Hon}$	High side floating output voltage, n=1-2	$V_{Sn} - 0.3$	$V_{Bn} + 0.3$	V
$V_{CSHn}$	CSH pin input voltage, n=1-2	$V_{Sn} - 0.3$	$V_{Bn} + 0.3$	V
$V_{CC}$	$V_{CC}$ low side fixed supply voltage <sup>††</sup>	-0.3	15.5	V
$V_{Lon}$	Low side output voltage, n=1-2	-0.3	$V_{CC} + 0.3$	V
$V_{AA}$	Floating input positive supply voltage <sup>††</sup>	(See $I_{AAZ}$ )	210	V
$V_{SS}$	Floating input negative supply voltage <sup>††</sup>	-1 (See $I_{SSZ}$ )	$V_{AA} + 0.3$	V
$V_{GND}$	Floating input supply ground voltage	$V_{SS} - 0.3$	$V_{AA} + 0.3$	V
$I_{IN-n}$	Inverting input current <sup>†</sup> , n=1-2	-	$\pm 3$	mA
$V_{CSD}$	SD pin input voltage	$V_{GND} - 0.3$	$V_{AA} + 0.3$	V
$V_{COMPn}$	COMP pin input voltage, n=1-2	$V_{SS} - 0.3$	$V_{AA} + 0.3$	V
$V_{CLK}$	CLK pin input voltage	$V_{SS} - 0.3$	$V_{AA} + 0.3$	V
$V_{BTL}$	BTL pin input voltage	$V_{SS} - 0.3$	$V_{AA} + 0.3$	V
$V_{AB}$	A/B pin input voltage	$V_{SS} - 0.3$	$V_{AA} + 0.3$	V
$V_{DT}$	DT pin input voltage	-0.3	$V_{CC} + 0.3$	V
$V_{OTP}$	OTP pin input voltage	-0.3	$V_{CC} + 0.3$	V
$V_{CSLn}$	CSL pin input voltage, n=1-2	-0.3	$V_{CC} + 0.3$	V
$I_{AAZ}$	Floating input positive supply zener clamp current <sup>††</sup>	-	10	mA
$I_{CCZ}$	Low side $V_{CC}$ supply zener clamp current <sup>††</sup>	-	10	mA
$I_{BSZn}$	Floating supply zener clamp current <sup>††</sup> , n=1-2	-	10	mA
$dV_{Sn}/dt$	Allowable $V_s$ voltage slew rate, n=1-2	-	50	V/ns
$dV_{SS}/dt$	Allowable $V_{ss}$ voltage slew rate <sup>†††</sup>	-	50	V/ms

**Absolute Maximum Ratings (Cont'd)**

Symbol	Definition	Min.	Max.	Units
Pd	Maximum power dissipation @ $T_A \leq +25^\circ\text{C}$ <sup>†††</sup>	-	6	W
Rth <sub>JA</sub>	Thermal resistance, Junction to ambient <sup>†††</sup>	-	20	°C/W
T <sub>J</sub>	Junction Temperature	-	150	°C
T <sub>S</sub>	Storage Temperature	-55	150	°C
T <sub>L</sub>	Lead temperature (Soldering, 10 seconds)	-	300	°C

† IN-1 and IN-2 contain clamping diode to GND.

†† VAA-VSS, VCC-COM, VB1-VS1 and VB2-VS2 contain internal shunt zener diodes. Note that the voltage ratings of these can be limited by the clamping current.

††† For the rising and falling edges of step signal of 10V. VSS=15V to 200V.

†††† According to JESD51-5. JEDEC still air chamber.

## Recommended Operating Conditions

For proper operation, the device should be used within the recommended conditions below. The  $V_S$  and COM offset ratings are tested with supplies biased at  $V_{AA}-V_{SS}=10V$ ,  $V_{CC} = 12V$ , COM2=COM and  $V_B-V_S=12V$ . All voltage parameters are absolute voltages referenced to COM; all currents are defined positive into any lead.

Symbol	Definition	Min.	Max.	Units
$V_{Bn}$	High side floating supply absolute voltage, n=1-2	$V_{Sn} + 10$	$V_{Sn} + 14$	V
$V_{Sn}$	High side floating supply offset voltage	(Note1)	400	V
$V_{AA}$	Floating input supply voltage	$V_{SS} + 4.5$	$V_{SS} + 15$	V
$I_{AAZ}$	Floating input positive supply zener clamp current	1	11	mA
$V_{SS}$	Floating input supply absolute voltage	0	200	V
$V_{Hon}$	High side floating output voltage, n=1-2	$V_S$	$V_B$	V
$V_{CC}$	Low side fixed supply voltage	10	14	V
$V_{Lon}$	Low side output voltage, n=1-2	0	$V_{CC}$	V
$V_{GND}$	GND pin input voltage	$V_{SS}^{(Note2)}$	$V_{AA}^{(Note2)}$	V
$V_{IN-n}$	Inverting input voltage, n=1-2	$V_{GND} - 0.5^{(Note2)}$	$V_{GND} + 0.5^{(Note2)}$	V
$V_{CSD}$	CSD pin input voltage	$V_{GND}$	$V_{AA}$	V
$V_{COMPn}$	COMP pin input voltage, n=1-2	$V_{SS}$	$V_{AA}$	V
$C_{COMPn}$	COMP pin phase compensation capacitor to GND, n=1-2	2.2	-	nF
$V_{CLK}$	CLK pin input voltage	$V_{GND}$	$V_{AA}$	V
$V_{BTL}$	BTL pin input voltage	$V_{SS}$	$V_{AA}$	V
$V_{AB}$	A/B pin input voltage	$V_{SS}$	$V_{AA}$	V
$V_{DT}$	DT pin input voltage	0	$V_{CC}$	V
$V_{OTP}$	OTP pin input voltage	0	$V_{CC}$	V
$V_{CSHn}$	CSH pin input voltage, n=1-2	$V_{Sn}$	$V_{Bn}$	V
$V_{CSLn}$	CSL pin input voltage, n=1-2	0	$V_{CC}$	V
$dV_{SS}/dt$	Allowable $V_{SS}$ voltage slew rate upon power-up <sup>(Note3)</sup>	-	50	V/ms
$f_{SW}$	Switching frequency	-	800	kHz
$f_{CLK}$	CLK frequency <sup>(Note4)</sup>	-	800	kHz
$T_A$	Ambient Temperature	-40	125	°C

(Note 1) Logic operational for  $V_{sn}$  equal to  $-5V$  to  $+400V$ . Logic state held for  $V_{sn}$  equal to  $-5V$  to  $-V_{BSn}$ .

(Note 2) GND input voltage is limited by IIN-n.

(Note 3)  $V_{ss}$  ramps up from 0V to 200V.

(Note 4) The CLK input frequency needs to be within +/-10% of self-oscillating frequency in order to synchronize PWM in a typical self-oscillating application.

### Electrical Characteristics

$V_{CC}=V_{BS1}=V_{BS2}=V_{DT}=12V$ ,  $V_{SS}=V_{S1}=V_{S2}=COM=0V$ ,  $V_{GND}=5V$ ,  $V_{AA}=V_{BTL}=V_{AB}=10V$ ,  $C_L=1nF$  and  $T_A=25^\circ C$  unless otherwise specified.

Symbol	Definition	Min	Typ	Max	Units	Test Conditions
<b>Low Side Supply</b>						
$UV_{CC+}$	Vcc supply UVLO positive threshold	8.4	8.9	9.4	V	
$UV_{CC-}$	Vcc supply UVLO negative threshold	8.2	8.7	9.2	V	
$UV_{CCHYS}$	$UV_{CC}$ hysteresis	-	0.2	-	V	
$I_{QCC}$	Low side quiescent current	-	-	6	mA	$V_{DT}=V_{CC}$
$V_{CLAMPL}$	Low side zener diode clamp voltage	14.7	15.3	16.2	V	$I_{CC}=5mA$
<b>High Side Floating Supply</b>						
$UV_{BS+n}$	High side well UVLO positive threshold, n=1-2	8.0	8.5	9.0	V	
$UV_{BS-n}$	High side well UVLO negative threshold, n=1-2	7.8	8.3	8.8	V	
$UV_{BSHYSn}$	$UV_{BS}$ hysteresis, n=1-2	-	0.2	-	V	
$I_{QBSn}$	High side quiescent current, n=1-2	-	-	1	mA	
$I_{LKHn}$	High to Low side leakage current, n=1-2	-	-	50	$\mu A$	$V_{Bn}=V_{Sn}=400V$
$V_{CLAMPHn}$	High side zener diode clamp voltage, n=1-2	14.7	15.3	16.2	V	$I_{BSn}=5mA$
<b>Floating Input Supply</b>						
$UV_{AA+}$	$V_{AA}$ floating supply UVLO positive threshold from $V_{SS}$	8.2	8.7	9.2	V	GND pin floating
$UV_{AA-}$	$V_{AA}$ floating supply UVLO negative threshold from $V_{SS}$	7.7	8.2	8.7	V	GND pin floating
$UV_{AAHYS}$	$UV_{AA}$ hysteresis	-	0.5	-	V	GND pin floating
$I_{QAASD}$	Floating Input positive quiescent supply current in shutdown mode	-	2.5	4	mA	$V_{CSD}=V_{GND}$
$I_{QAA0}$	Floating Input positive quiescent supply current, positive input	-	8	11	mA	$V_{IN-}=V_{SS}+5.2V$
$I_{QAA1}$	Floating Input positive quiescent supply current, negative input	-	5	8	mA	$V_{IN-}=V_{SS}+4.8V$
$I_{QAAST}$	Floating Input positive quiescent supply current in start-up mode	-	6	8	mA	$V_{CSD}=V_{GND}+2.5V$
$I_{QAABTL}$	Floating Input positive quiescent supply current, negative input	-	5	8	mA	$V_{IN-}=V_{SS}+4.8V$ , $V_{BTL}=GND$
$I_{LKM}$	Floating input side to Low side leakage current	-	-	50	$\mu A$	$V_{AA}=V_{SS}=V_{GND}=100V$
$V_{CLAMPM}$	Floating supply zener diode clamp voltage	14.7	15.3	16.2	V	$I_{AA}=5mA$ , $V_{CSD}=V_{GND}$

**Electrical Characteristics (Cont'd)**

Symbol	Definition	Min	Typ	Max	Units	Test Conditions
<b>Audio Input</b> (GND=0V, V <sub>AA</sub> =5V, V <sub>SS</sub> =-5V, COM =V <sub>CC</sub> =-5V, V <sub>S1</sub> =V <sub>S2</sub> =CSH1=CSH2=-5V, DT=-5V)						
V <sub>Osn</sub>	CHn input offset voltage, n=1-2	-18	0	18	mV	
I <sub>BIn</sub>	CHn input bias current, n=1-2	-	-	40	nA	
GBW <sub>n</sub>	CHn small signal bandwidth, n=1-2	-	5 Note 1	-	MHz	C <sub>COMPn</sub> =2.2nF, R <sub>fn</sub> =10k, Note 1
V <sub>COMPn</sub>	CHn OTA Output voltage, n=1-2	V <sub>AA</sub> -1	-	V <sub>SS</sub> +1	V	
g <sub>mn</sub>	CHn OTA transconductance, n=1-2	80	200	260	mS	V <sub>IN-n</sub> =10mV
G <sub>Vn</sub>	CHn OTA gain, n=1-2	60	-	-	dB	
V <sub>Nrmsn</sub>	CHn OTA input noise voltage, n=1-2	-	250	-	mVrms	BW=20kHz, Resolution BW=22Hz Fig.5
SR <sub>n</sub>	CHn slew rate, n=1-2	-	±5	-	V/us	C <sub>COMPn</sub> =2.2nF
CMRR <sub>n</sub>	CHn common-mode rejection ratio, n=1-2	-	60	-	dB	
PSRR <sub>n</sub>	CHn supply voltage rejection ratio, n=1-2	-	65	-	dB	
<b>PWM Comparator</b>						
V <sub>thPWM</sub>	PWM comparator threshold in COMP	-	(V <sub>AA</sub> - V <sub>SS</sub> )/2	-	V	
f <sub>OTAn</sub>	CHn COMP pin star-up local oscillation frequency, n=1-3	-	0.6	-	MHz	V <sub>CSD</sub> =V <sub>GND</sub> +2.5V
<b>Clock Input</b> (GND=0V, V <sub>AA</sub> =5V, V <sub>SS</sub> =-5V, COM =V <sub>CC</sub> =-5V, V <sub>S1</sub> =V <sub>S2</sub> =CSH1=CSH2=-5V, DT=-5V)						
V <sub>IHCLK</sub>	CLK high level input threshold	8		-	V	
V <sub>ILCLK</sub>	CLK low level input threshold	-		2	V	
I <sub>IHCLK+</sub>	CLK high level input bias current	-35		35	μA	V <sub>CLK</sub> =V <sub>AA</sub>
I <sub>ILCLK-</sub>	CLK low level input bias current	-45		45	μA	V <sub>CLK</sub> =V <sub>SS</sub>
V <sub>THAB</sub>	AB high level input threshold	0.40x (V <sub>AA</sub> - GND)	0.50x (V <sub>AA</sub> - GND)	0.60x (V <sub>AA</sub> - GND)	V	
I <sub>IHAB+</sub>	AB high level input bias current	-35		35	μA	V <sub>AB</sub> =V <sub>AA</sub>
I <sub>ILAB-</sub>	AB high level input bias current	-45		45	μA	V <sub>AB</sub> =GND
<b>BTL Mode</b> (GND=0V, V <sub>AA</sub> =5V, V <sub>SS</sub> =-5V, COM =V <sub>CC</sub> =-5V, V <sub>S1</sub> =V <sub>S2</sub> =CSH1=CSH2=-5V, DT=-5V)						
V <sub>THBTL</sub>	BTL high level input threshold	0.40x (V <sub>AA</sub> - GND)	0.50x (V <sub>AA</sub> - GND)	0.60x (V <sub>AA</sub> - GND)	V	
I <sub>IHBTL+</sub>	BTL high level input bias current	-35		35	μA	V <sub>BTL</sub> =V <sub>AA</sub>
I <sub>ILBTL-</sub>	BTL high level input bias current	-45		45	μA	V <sub>BTL</sub> =GND



**Electrical Characteristics (Cont'd)**

Symbol	Definition	Min	Typ	Max	Units	Test Conditions
<b>Protection</b>						
V <sub>thOCLn</sub>	CHn low side OC threshold in V <sub>CSLn</sub> , n=1-2	1.1	1.2	1.3	V	
V <sub>thOCHn</sub>	CHn high side OC threshold in V <sub>CSHn</sub> , n=1-2	1.1+ V <sub>s</sub>	1.2+ V <sub>s</sub>	1.3+ V <sub>s</sub>	V	V <sub>s</sub> =400V
V <sub>th1</sub>	CSD pin shutdown release threshold	0.52xV <sub>AA-GND</sub>	0.68xV <sub>AA-GND</sub>	0.84xV <sub>AA-GND</sub>	V	
V <sub>th2</sub>	CSD pin self reset threshold	0.26xV <sub>AA-GND</sub>	0.30xV <sub>AA-GND</sub>	0.34xV <sub>AA-GND</sub>	V	
I <sub>CSD+</sub>	CSD pin discharge current	70	100	130	μA	V <sub>CSD</sub> = V <sub>GND</sub> + 2.4V
I <sub>CSD-</sub>	CSD pin charge current	70	100	130	μA	V <sub>CSD</sub> = V <sub>GND</sub> + 2.4V
t <sub>SSDn</sub>	CHn shutdown propagation delay from V <sub>CSD</sub> < V <sub>GND</sub> + V <sub>th1</sub> to Shutdown, n=1-2	-	140	250	ns	
t <sub>OCHn</sub>	CHn propagation delay time from V <sub>CSHn</sub> > V <sub>thOCHn</sub> to Shutdown, n=1-2	-	400	500	ns	
t <sub>OCLn</sub>	CHn propagation delay time from V <sub>sn</sub> > V <sub>thOCL</sub> to Shutdown, n=1-2	-	270	350	ns	
V <sub>OTP</sub>	OTP pin input threshold	-	2.8	-	V	
I <sub>OTP</sub>	OTP bias sourcing current	-	0.6	-	mA	OTPN=0V

**Electrical Characteristics (Cont'd)**

Symbol	Definition	Min	Typ	Max	Units	Test Conditions
<b>Gate Driver</b>						
$I_{o+n}$	CHn output high short circuit current (Source) , n=1-2	-	0.5	-	A	$V_o=0V$ , $PW \leq 10\mu S$ , Note 1
$I_{o-n}$	CHn output low short circuit current (Sink) , n=1-2	-	0.6	-	A	$V_o=12V$ , $PW \leq 10\mu S$ , Note 1
$V_{OLn}$	CHn low level out put voltage LO – COM, HO - VS, n=1-2	-	-	0.1	V	$I_o=0A$
$V_{OHn}$	CHn high level out put voltage VCC – LO, VB - HO, n=1-2	-	-	1.4	V	
$T_{on0n}$	CHn high and low side turn-on propagation delay, n=1-2	-	385	-	ns	$V_{DT} = V_{CC}$
$T_{off0n}$	CHn high and low side turn-off propagation delay, n=1-2	270	340	410	ns	
$T_{offskwn}$	CHn Toff skew, $T_{offhon} - T_{offlon}$ , n=1-2	-30	0	30	ns	
$t_r$	Turn-on rise time	-	12	25	ns	
$t_f$	Turn-off fall time	-	12	25	ns	
$DT1n$	CHn deadtime: LOn turn-off to HOn turn-on ( $DT_{LO-HO}$ ) & HOn turn-off to LnO turn-on ( $DT_{HO-LO}$ )	30	45	65	ns	$V_{DT} > V_{DT1}$ , $V_{DTM} = COM$
$DT2n$	CHn deadtime: LOn turn-off to HOn turn-on ( $DT_{LO-HO}$ ) & HOn turn-off to LOn turn-on ( $DT_{HO-LO}$ )	45	65	85	ns	$V_{DT1} > V_{DT} > V_{DT2}$ , $V_{DTM} = COM$
$DT3n$	CHn deadtime: LOn turn-off to HOn turn-on ( $DT_{LO-HO}$ ) & HOn turn-off to LOn turn-on ( $DT_{HO-LO}$ )	60	85	110	ns	$V_{DT2} > V_{DT} > V_{DT3}$ , $V_{DTM} = COM$
$DT4n$	CHn deadtime: LOn turn-off to HOn turn-on ( $DT_{LO-HO}$ ) & HO turn-off to LOn turn-on ( $DT_{HO-LO}$ ) $V_{DT} = V_{DT4}$	80	105	145	ns	$V_{DT} < V_{DT3}$ , $V_{DTM} = COM$
$V_{DT1}$	DT mode select threshold 1	$0.51 \times V_{CC}$	$0.57 \times V_{CC}$	$0.63 \times V_{CC}$	V	$V_{DTM} = COM$
$V_{DT2}$	DT mode select threshold 2	$0.32 \times V_{CC}$	$0.36 \times V_{CC}$	$0.40 \times V_{CC}$	V	
$V_{DT3}$	DT mode select threshold 3	$0.21 \times V_{CC}$	$0.23 \times V_{CC}$	$0.25 \times V_{CC}$	V	

Note 1 Guaranteed by design, but not tested in production.

Waveform Definitions




Figure 1 Switching Time Waveform Definitions




Figure 2 CSD to Shutdown Waveform Definitions





Figure 3  $V_S > V_{thOCL}$  to Shutdown Waveform



**Figure 4  $V_{CSH} > V_{th_{OCH}}$  to Shutdown Waveform**

Waveform Definitions (Cont'd)






Figure 5: OTA input noise voltage mesurent circuit


Functional Block Diagram



Input/Output Pin Equivalent Circuit Diagrams



Input/Output Pin Equivalent Circuit Diagrams (Cont'd)







**Lead Definitions**

Pin #	Symbol	I/O	Description
1	COMP2	O	CH2 PWM comparator input
2	IN-2	I	CH2 inverting analog input
3	IN+2	I	CH2 non-inverting analog input
4	VSS	I	Floating input negative supply
5	VAA	I	Floating input positive supply
6	NC		
7	GND	I	Input reference GND
8	IN+1	I	CH1 non-inverting analog input
9	IN-1	I	CH1 inverting analog input
10	COMP1	O	CH1 PWM comparator input
11	CSD	I/O	Protection control
12	BTL	I	BTL mode select (VAA: 2CH mode, GND-VSS: BTL mode)
13	CSH1	I	CH1 High side over current sensing input, referenced to VS1
14	VB1	I	CH1 High side floating supply
15	HO1	O	CH1 High side output
16	VS1	I	CH1 High side floating supply return
17	CSL1	I	CH1 Low side over current sensing input, referenced to COM
18	LO1	O	CH1 Low side output
19	NC		
20	COM	I	Low side gate drive supply return
21	NC		
22	VCC	I	Low side gate drive supply
23	OTP	I	OTP sensor input
24	DT	I	Deadtime program, reference to COM
25	LO2	O	CH2 Low side output
26	CSL2	I	CH2 Low side over current sensing input, referenced to COM
27	VS2	I	CH2 High side floating supply return
28	HO2	O	CH2 High side output
29	VB2	I	CH2 High side floating supply
30	CSH2	I	CH2 High side over current sensing input, referenced to VS2
31	A/B	I	Clock phase select (VAA: In-phase, VSS: Out-of-phase)
32	CLK	I	Clock input, reference to GND
33	SUB	I	Internally connected to COM (Do not use as supply return)

## Lead Assignments (MLPQ\_7x7mm\_32L)






Package Details:




Dimension Table				
Thickness Symbol	V			NOTE
	MINIMUM	NOMINAL	MAXIMUM	
A	0.80	0.90	1.00	
A1	0.00	0.02	0.05	
A3	---	0.203 Ref	---	
b	0.18	0.25	0.30	6
D	7.00 BSC			
E	7.00 BSC			
e1	2.00 BSC			
e2	0.50 BSC			
D2	4.525	4.675	4.775	
E2	4.05	4.20	4.30	
K	0.20	---	---	
L	0.30	0.40	0.50	
aaa	0.05			
bbb	0.10			
ccc	0.10			
ddd	0.05			
eee	0.08			
N	32			3
ND	6			5
NE	10			5
NOTES	1, 2			
LF DWG NO.	B-4396			
REV.	1			

**NOTE:**

1. Dimensioning and tolerancing conform to ASME Y14.5-2009.
2. All dimensions are in millimeters.
3. N is the total number of terminals.
4.  The location of the marked terminal #1 identifier is within the hatched area.
5. ND and NE refer to the number of terminals on each D and E side respectively.
6.  Dimension b applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has a radius on the other end of it, dimension b should not be measured in that radius area.
7.  Coplanarity applies to the terminals and all other bottom surface metallization.

## Tape and Reel Details:



Ao	7.25 +/−0.1
Bo	7.25 +/−0.1
Ko	1.10 +/−0.1
F	7.50 +/−0.1
P1	12.00 +/−0.1
W	16.00 +/−0.3


- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is  $\pm 0.20$ .
- (III) Measured from centreline of sprocket hole to centreline of pocket.
- (IV) Other material available.
- (V) Typical SR of form tape Max  $10^9$  OHM/SQ

ALL DIMENSIONS IN MILLIMETRES UNLESS OTHERWISE STATED.

**Board Mounting Information**

Reliability of products in PQFN package is subject to board mounting process. Soldering process is critical. Refer to Application Note AN-1170 Audio Power Quad Flat No-Lead (PQFN) Board Mounting Application Note for specific soldering methods.

**Part Marking Information**



**Published by**  
**Infineon Technologies AG**  
**81726 München, Germany**  
**© Infineon Technologies AG 2015**  
**All Rights Reserved.**

### **IMPORTANT NOTICE**

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie") . With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Infineon:](#)

[IRS2452AM](#)