

## **CY8CLED16P01**

# Powerline Communication Solution

### **Features**

- Powerline Communication Solution
	- ❐ Integrated Powerline Modem PHY
	- ❐ Frequency Shift Keying Modulation
	- ❐ Configurable baud rates up to 2400 bps
	- ❐ Powerline Optimized Network Protocol
	- ❐ Integrates Data Link, Transport, and Network Layers
	- ❐ Supports Bidirectional Half Duplex Communication ❐
	- 8-bit CRC Error Detection to Minimize Data Loss
	- ❐ I 2 C enabled Powerline Application Layer
	- □ Supports I<sup>2</sup>C Frequencies of 50, 100, and 400 kHz
	- ❐ Reference Designs for 110V/240V AC and 12V/24V AC/DC **Powerlines**
	- ❐ Reference Designs comply with CENELEC EN 50065-1:2001 and FCC Part 15
- HB LED Controller
	- ❐ Configurable Dimmers Support up to 16 Independent LED **Channels**
	- ❐ 8 to 32 Bits of Resolution per Channel
	- ❐ PrISM™ Modulation technology to reduce radiated EMI and Low Frequency Blinking
	- ❐ Additional communication interfaces for lighting control such as DALI, DMX512 etc.
- Powerful Harvard Architecture Processor
	- ❐ M8C Processor Speeds to 24 MHz
	- ❐ Two 8x8 Multiply, 32-Bit Accumulate
- Programmable System Resources (PSoC<sup>®</sup> Blocks)
	- ❐ 12 Rail-to-Rail Analog PSoC Blocks provide:
		- Up to 14-Bit ADCs
		- Up to 9-Bit DACs
		- Programmable Gain Amplifiers
		- Programmable Filters and Comparators

- ❐ 16 Digital PSoC Blocks provide:
	- 8 to 32-Bit Timers, Counters, and PWMs
	- CRC and PRS Modules
	- Up to Four Full Duplex UARTs
	- Multiple  $SPI^{TM}$  Masters or Slaves
	- Connectable to all GPIO Pins
- ❐ Complex Peripherals by Combining Blocks
- Flexible On-Chip Memory ❐ 32 KB Flash Program Storage 50,000 Erase or Write Cycles ❐ 2 KB SRAM Data Storage ❐ EEPROM Emulation in Flash
- Programmable Pin Configurations
- ❐ 25 mA Sink, 10 mA Source on all GPIOs
- ❐ Pull Up, Pull Down, High Z, Strong, or Open-drain Drive Modes on all GPIOs
- ❐ Up to 12 Analog Inputs on GPIO
- ❐ Configurable Interrupt on all GPIO
- Additional System Resources
	- ❐ I 2 C Slave, Master, and Multi-Master to 400 kHz
	- ❐ Watchdog and Sleep Timers
	- ❐ User-Configurable Low Voltage Detection
	- ❐ Integrated Supervisory Circuit
	- ❐ On-Chip Precision Voltage Reference
- Complete Development Tools
	- ❐ Free Development Software (PSoC Designer™)
	- ❐ Full Featured In-Circuit Emulator (ICE) and Programmer ❐
	- Full Speed Emulation
	- ❐ Complex Breakpoint Structure
	- ❐ 128 KB Trace Memory
	- ❐ Complex Events
- ❐ C Compilers, Assembler, and Link





### **1. Contents**







### **2. PLC Functional Overview**

The CY8CLED16P01 is an integrated Powerline Communication (PLC) chip with the Powerline Modem PHY and Network Protocol Stack running on the same device. Apart from the PLC core, the CY8CLED16P01 also offers Cypress's revolutionary PSoC technology that enables system designers to integrate multiple functions on the same chip.

#### **2.1 Robust Communication using Cypress's PLC Solution**

Powerlines are available everywhere in the world and are a widely available communication medium for PLC technology. The pervasiveness of powerlines also makes it difficult to predict the characteristics and operation of PLC products. Because of the variable quality of powerlines around the world, implementing robust communication has been an engineering challenge for years. The Cypress PLC solution enables secure and reliable communications. Cypress PLC features that enable robust communication over powerlines include:

- Integrated Powerline PHY modem with optimized filters and amplifiers to work with lossy high voltage and low voltage powerlines.
- Powerline optimized network protocol that supports bidirectional communication with acknowledgement-based signaling. In case of data packet loss due to bursty noise on the powerline, the transmitter has the capability to retransmit data.
- The Powerline Network Protocol also supports an 8-bit CRC for error detection and data packet retransmission.
- A Carrier Sense Multiple Access (CSMA) scheme is built into the network protocol that minimizes collisions between packet transmissions on the powerline and supports multiple masters and reliable communication on a bigger network.

#### **2.2 Powerline Modem PHY**

#### **Figure 2-1. Physical Layer FSK Modem**

Powerline Communication Solution



The physical layer of the Cypress PLC solution is implemented using an FSK modem that enables half duplex communication on any high voltage and low voltage powerline. This modem supports raw data rates up to 2400 bps. A block diagram is shown in Figure 2-2.



**Figure 2-2. Physical Layer FSK Modem Block Diagram**

#### *2.2.1 Transmitter Section*

Digital data from the network layer is serialized by the digital transmitter and fed as input to the modulator. The modulator divides the local oscillator frequency by a definite factor depending on whether the input data is high level logic '1' or low level logic '0'. It then generates a square wave at 133.3 kHz (logic '0') or 131.8 kHz (logic '1'), which is fed to the Programmable Gain Amplifier to generate FSK modulated signals. This enables tunable amplification of the signal depending on the noise in the channel. The logic '1' frequency can also be configured as 130.4 kHz for wider FSK deviation.

#### *2.2.2 Receiver Section*

The incoming FSK signal from the powerline is input to a high frequency (HF) band pass filter that filters out-of-band frequency components and outputs a filtered signal within the desired spectrum of 125 kHz to 140 kHz for further demodulation. The mixer block multiplies the filtered FSK signals with a locally generated signal to produce heterodyned frequencies. The intermediate frequency (IF) band pass filters further remove out-of-band noise as required for further demodulation. This signal is fed to the correlator, which produces a DC component (consisting of logic '1' and '0') and a higher frequency component.

The output of the correlator is fed to a low pass filter (LPF) that outputs only the demodulated digital data at 2400 baud and suppresses all other higher frequency components generated in the correlation process. The output of the LPF is digitized by the hysteresis comparator. This eliminates the effects of correlator delay and false logic triggers due to noise. The digital receiver deserializes this data and outputs to the network layer for interpretation.



#### *2.2.3 Coupling Circuit Reference Design*

The coupling circuit couples low voltage signals from the CY8CLED16P01 to the powerline. The topology of this circuit is determined by the voltage on the powerline and design constraints mandated by powerline usage regulations.

Cypress provides reference designs for a range of powerline voltages including 110V/240V AC and 12V/24V AC/DC. The CY8CLED16P01 is capable of data communication over other AC/DC Powerlines as well with the appropriate external coupling circuit. The 110V AC and 240V AC designs are compliant to the following powerline usage regulations:

- FCC Part 15 for North America
- EN 50065-1:2001 for Europe

#### **2.3 Network Protocol**

Cypress's powerline optimized network protocol performs the functions of the data link, network, and transport layers in an ISO/OSI-equivalent model.

#### **Figure 2-3. Powerline Network Protocol**

Powerline Communication Solution



The network protocol implemented on the CY8CLED16P01 supports the following features:

- Bidirectional half duplex communication
- Master-slave or peer-to-peer network topologies
- Multiple masters on powerline network
- 8-bit logical addressing supports up to 256 powerline nodes
- 16-bit extended logical addressing supports up to 65536 powerline nodes
- 64-bit physical addressing supports up to 2<sup>64</sup> powerline nodes ■

Individual, broadcast or group mode addressing

- Carrier Sense Multiple Access (CSMA)
- Full control over transmission parameters
- ❐ Acknowledged
	- ❐ Unacknowledged
	- ❐ Repeated Transmit

#### *2.3.1 CSMA and Timing Parameters*

- CSMA The protocol provides the random selection of a period between 85 and 115 ms (out of seven possible values in this range). Within this period, the Band-In-Use (BIU) detector must indicate that the line is not in use, before attempting a transmission.
- BIU A Band-In-Use detector, as defined under CENELEC EN 50065-1, is active whenever a signal that exceeds 86 dB $\Box$ Vrms anywhere in the range 131.5 kHz to 133.5 kHz is present for at least 4 ms. This threshold can be configured for different end-system applications not requiring CENELEC compliance.The modem tries to retransmit after every 85 to 115 ms when the band is in use. The transmitter times out after 1.1 seconds to 3 seconds (depending on the noise on the Powerline) and generates an interrupt to indicate that the transmitter was unable to acquire the powerline.

#### *2.3.2 Powerline Transceiver Packet*

The powerline network protocol defines a Powerline Transceiver (PLT) packet structure, which is used for data transfers between nodes across the powerline. Packet formation and data transmission across the powerline network is implemented internally in the CY8CLED16P01.

A PLT packet is divided into a variable length header (minimum 6 bytes to maximum 20 bytes, depending on address type), variable length payload (minimum 0 bytes to maximum 31 bytes), and a packet CRC byte.

This packet (preceded by a one byte preamble "0xAB") is then transmitted by the powerline modem PHY and the external coupling circuit across the powerline.

The format of the PLT packet is shown in the following table.

#### **Table 2-1. Powerline Transceiver (PLT) Packet Structure**





#### *2.3.3 Packet Header*

The packet header contains the first 6 bytes of the packet when 1-byte logical addressing is used. When 8-byte physical addressing is used, the source and destination addresses each contain 8 bytes. In this case, the header can consist of a maximum of 20 bytes. Unused fields marked RSVD are for future expansion and are transmitted as bit 0. Table 2-2 describes the PLT packet header fields in detail.





#### *2.3.4 Payload*

The packet payload has a length of 0 to 31 bytes. Payload content is user defined and can be read or written through I<sup>2</sup>C.

#### *2.3.5 Packet CRC*

The last byte of the packet is an 8-bit CRC value used to check packet data integrity. This CRC calculation includes the header and payload portions of the packet and is in addition to the powerline packet header CRC.

#### *2.3.6 Sequence Numbering*

The sequence number is increased for every new unique packet transmitted. If in acknowledged mode and an acknowledgment is not received for a given packet, that packet will be re-transmitted (if TX\_Retry > 0) with the same sequence number. If in unacknowledged mode, the packet will be transmitted (TX\_Retry + 1) times with the same sequence number.

If the receiver receives consecutive packets from the same source address with the same sequence number and packet CRC, it does not notify the host of the reception of the duplicate packet. If in acknowledged mode, it still sends an acknowledgment so that the transmitter knows that the packet was received.

#### *2.3.7 Addressing*

The CY8CLED16P01 has three modes of addressing:

■ Logical addressing: Every CY8CLED16P01 node can have either a 8-bit logical address or a 16-bit logical address. The logical address of the PLC Node is set by the local application or by a remote node on the Powerline.

- Physical addressing: Every CY8CLED16P01 has a unique 64-bit physical address.
- Group addressing: This is explained in the next section.

#### *2.3.8 Group Membership*

Group membership enables the user to multicast messages to select groups. The CY8CLED16P01 supports two types of group addressing:

- Single Group Membership The network protocol supports up to 256 different groups on the network in this mode. In this mode, each PLC node can only be part of a single group. For example, multiple PLC nodes can be part of Group 131.
- Multiple Group Membership The network protocol supports eight different groups in this mode and each PLC node can be a part of multiple groups. For example, a single PLC node can

be a part of Group 3, Group 4, and Group 7 at the same time. Both of these membership modes can also be used together for group membership. For example, a single PLC node can be a part of Group 131 and also multiple groups such as Group 3, Group 4, and Group 7.

The group membership ID for broadcasting messages to all nodes in the network is 0x00.

The service type is always set to Unacknowledgment Mode in Group Addressing Mode. This is to avoid acknowledgment flooding on the powerline during multicast.

#### *2.3.9 Remote Commands*

In addition to sending normal data over the Powerline, the CY8CPLC10 can also send (and request) control information to (and from) another node on the network. The type of remote command to transmit is set by the TX\_CommandID register and when received, is stored in the RX\_CommandID register.

When a control command (Command ID = 0x01 - 0x08 and 0x0C -0x0F) is received, the protocol will automatically process the packet (if Lock\_Configuration is '0'), respond to the initiator, and notify the host of the successful transmission and reception. When the send data command (ID 0x09) or request for data command (ID 0x0A) is received, the protocol will reply with an acknowledgment packet (if TX\_Service\_Type = '1'), and notify the host of the new received data. If the initiator doesn't receive the acknowledgment packet within 500ms, it will notify the host of the no acknowledgment received condition.

When a response command (ID 0x0B) is received by the initiator within 1.5s of sending the request for data command, the protocol will notify the host of the successful transmission and reception. If the response command is not received by the initiator within 1.5s, it will notify the host of the no response received condition.

The host is notified by updating the appropriate values in the INT\_Status register (including Status\_Value\_Change).

The command IDs 0x30-0xff can be used for custom commands that would be processed by the external host (e.g. set an LED color, get a temperature/voltage reading). The available remote commands are described in Table 2-3 on page 6 with the respective Command IDs.



#### **Table 2-3. Remote Commands**





### **Table 2-3. Remote Commands** (continued)





### **3. High Brightness (HB) LED Controller**

Powerline Communication Solution

#### **Figure 3-1. CY8CLED16P01: HB LED Controller**



The HB LED Controller is based on Cypress's EZ-Color™ technology. EZ-Color offers the ideal control solution for high brightness (HB) LED applications requiring intelligent dimming control. EZ-Color devices combine the power and flexibility of PSoC (Programmable System-on-Chip) with Cypress's PrISM™ (Precise Illumination Signal Modulation) modulation technology providing lighting designers a fully customizable and integrated lighting solution platform.

The CY8CLED16P01 supports up to 16 independent LED channels with up to 32 bits of resolution per channel, giving lighting designers the flexibility to choose the LED array size and color quality. PSoC Designer software, with lighting-specific user modules, significantly cuts development time and simplifies implementation of fixed color points through temperature and LED binning compensation. EZ-Color's virtually limitless analog and digital customization enable simple integration of features in addition to intelligent lighting, such as battery charging, image stabilization, and motor control during the development process. These features, along with Cypress's best-in-class quality and design support, make EZ-Color the ideal choice for intelligent HB LED control applications.

The list of functions that EZ-Color devices implement are: ■

LED Dimming Modulation

- Pulse Density Modulation Techniques ❐ DMX512 ❐ DALI
- Digital Communication for Lighting
- LED Temperature Compensation
- 3- and 4-Channel Color Mixing ❐ Including LED Binning Compensation
- Optical Feedback Algorithms

#### **3.1 LED Dimming Modulation**

The LED Dimming modulators are an important part of any HB LED application. All EZ-Color controllers are capable of three primary types of LED dimming modulations. These are:

- Pulse Width Modulation (PWM)
- Precise Illumination Signal Modulation (PrISM) ■ Delta Sigma Modulated PWM (DSPWM)
- PWM is among the most commonly used and conventional methods of modulation. It is straightforward to use and effective in practice. There are two additional techniques of modulation supported by EZ-Color that are superior to using the PWM alone: ■ PrISM is a modulation technique that is developed and

patented by Cypress. It results in reduced EMI as compared to the PWM technique while still providing adequate dimming control for LEDs.

■ The Delta Sigma Modulated PWM technique provides higher resolution while using the same hardware resources as a conventional PWM.

LED dimming modulators use digital block resources. Digital blocks are configurable 8-bit digital peripherals. There are two types of digital blocks in the CY8CLED16P01: basic and communication. Usually, there are equal numbers of each. Any communication functions must be implemented using communication blocks but basic, noncommunication functions are implemented using either kind of block.

PWM and DSPWM modulators can have a dimming resolution of up to 16 bits. A PrISM modulator can theoretically have a dimming resolution of up to 32 bits, but the maximum recommended resolution for these modulators is 13 bits. This is because the output signal of a PrISM modulator has a frequency output range that increases with the resolution of the modulator. This increase in frequency output range is undesirable as it goes beyond the switching frequency of the current driver. Therefore, a resolution of 13 bits or lower is recommended for a PrISM modulator. Refer to application note AN47372, *PrISM Technology for LED Dimming* on http://www.cypress.com, for details.

To determine the number of digital blocks used by one PWM or PrISM modulator, use Equation 1. Note that a partial digital block cannot be used, so the result must always be rounded up. In Equation 1, n is the dimming resolution of the modulator. The resolution of dimming is determined by the color accuracy needed for the end application.

$$
Digit \text{DigBlocks } \text{PWM}, \text{PRSM} \Box
$$
\n
$$
\frac{n}{8}
$$
\nEquation 1



Equations 2 and 3 are used to determine how many digital blocks are needed by a DSPWM. The total dimming resolution of a DSPWM modulator is the total of the hardware PWM modulation resolution and extra resolution added by Delta Sigma modulation in the software. Equation 3 shows that the number of digital blocks needed is only determined by the hardware resolution.

$$
DigBlockS\text{ }DSFWM \qquad \qquad \frac{n_{HW}}{8} \qquad \qquad \text{Equation 2}
$$

$$
\begin{array}{ccccc}\nn & n & n \\
\hline\n\text{Total} & \text{SW} & \text{HW} & \text{Equation}\n\end{array}
$$

These equations show that more dimming resolution is achieved with a DSPWM modulator than with a PWM or PrISM modulator. A DSPWM modulator requires more code space and execution time to use.

Equations 1, 2, and 3 determine the number of digital blocks required by one modulator. The total number of blocks for all modulators is determined by adding up the digital blocks needed by each modulator used in the device.

The CY8CLED16P01 device has a variety of LED dimming configurations. Because it has 16 digital blocks, it can implement eight 16-bit PWM modulators, eight 12-bit PrISM modulators, or sixteen 12-bit DSPWM modulators (assuming the software resolution is 4 bits). As another example, it can implement four

10-bit PrISM modulators and still have 8 digital blocks left over to implement other digital functions.

The CY8CLED16P01 is a one-device solution for powerline communication and HB LED control. For an application that runs powerline communication and HB LED control simultaneously, the CY8CLED16P01 can implement four 16-bit PWM modulators, four 12-bit PrISM modulators, or eight 12-bit DSPWM modulators (assuming the software resolution is 4 bits).

### **3.2 Color Mixing Algorithm**

Code algorithms to implement color mixing functionality work well with EZ-Color controllers. Color mixing algorithms convert a set of color coordinates that specify a color into the appropriate 8-bit dimming values for the LED dimming modulators. This enables the EZ-Color controller to be communicated on a higher level and maintain desired color and brightness levels.

The basic 3-channel color mixing firmware performing 8-bit LED dimming requires three 8-bit dimming blocks. The discussion on LED dimming modulation implies that it consumes three digital blocks. The addition of a simple temperature compensation algorithm using a thermistor consumes an additional digital block and analog block (for the ADC).

If the dimming resolution is increased, the number of digital blocks needed should be calculated accordingly.

#### **3.3 LED Temperature Compensation**

Many HB LED systems need to measure analog signals. One or more thermistors are often present to measure temperatures of the system and the LEDs. The CY8CLED16P01 measures an analog signal with an analog-to-digital converter (ADC). The device can implement a variety of flexible ADC implementations.

The ADCs cover a wide range of resolutions and techniques and use varied number of digital and analog block resources. For help in selecting from this multitude of ADCs, refer to application note AN2239, *Analog - ADC Selection* on http://www.cypress.com.

3 **Total** *SWA MWA SWA**MWA MWA EX-Color device, the number of digital* and analog blocks used by an ADC must be factored into the total number of digital and analog blocks that are used.

In a typical case, such as the 3-channel color mixing firmware IP developed by Cypress, the simple 8-bit incremental ADC is used. This module occupies one digital and one switched capacitor analog block.

Analog blocks come in two types: continuous time and switched capacitor blocks. The former enables continuous time functions such as comparators and programmable gain amplifiers. The switched capacitor blocks enable functions such as ADCs and filters.

Temperature sensors with an  $I^2C$  interface can also be used instead of raw thermistors, thereby eliminating the need for ADCs and complicated processing.

### **3.4 ColorLock Algorithm**

ColorLock functionality uses feedback from an optical sensor in the system to adjust the LED dimming modulators correctly to "lock on" to a target color. This is similar to the concept of temperature compensation because it compensates for change in color. Instead of indirectly measuring change in color through temperature, it senses actual change in color and compensates for it. The ColorLock algorithm implemented by Cypress requires the use of 10 digital blocks. Due to a 9-bit PrISM implementation, 6 digital blocks are used for dimming as in Equation 1. A 16-bit PWM and two 8-bit timers are also used to form the frame generator, pulse counter, and debounce counter.



#### **3.5 Digital Communication**

Most HB LED-based lighting systems require some form of digital communication to send and receive data to and from the light fixtures to control them. The CY8CLED16P01 is a one-device solution for HB LED lighting control and powerline communication. However, the CY8CLED16P01 supports several other data communication protocols, apart from powerline communication. These are listed in Table 3-1. Some of the hardware is dedicated for a protocol and does not use any digital blocks. Some protocols use digital blocks to implement the communication.

A DMX512 protocol receiver can be implemented using two digital blocks. This is a standard protocol that is common in stage and concert lighting systems. The receiver has a software programmable address and programmable number of channels that it can control. A typical DMX512 receiver implementation (developed by Cypress) controlling three LED channels consumes five digital blocks (three for the LED modulators).





DALI is another lighting communication protocol that is common for large commercial buildings. The DALI slave can be implemented in EZ-Color consuming six digital blocks (three for the DALI slave and three to modulate 3 LED channels). The three blocks used to implement DALI need not be communication blocks as the Manchester encoding is performed in the software.

Apart from these specific lighting communication protocols, the industry standard communication protocols such as I<sup>2</sup> C, UART, and SPI can be implemented in any of the devices in the family. As examples, SPI can be used to interface to external WUSB devices, while I<sup>2</sup>C can be used to interface to external microcontrollers.

Table 3-1 also shows the number of digital block resources that each type of communication block consumes.

#### **3.6 Other Functions**

The CY8CLED16P01 is capable of functions other than those previously discussed. Most functions that can be implemented with a standard microcontroller can be also implemented with the CY8CLED16P01.

Similar to regular PSoC devices, the CY8CLED16P01 also has dynamic reconfiguration ability. This is a technique that enables the device's digital and analog resources to be reused for different functions that may not be available simultaneously. For instance, consider the application to remotely control LED color/intensity (with current feedback) over powerlines using the CY8CLED16P01 for both PLC and LED color control. The PLC functionality and the current feedback do not necessarily need to happen at the same time. Therefore, the digital and analog blocks that implement the PLC functionality can dynamically reconfigure into resources that implement current feedback. By doing this, the CY8CLED16P01 device gets more functionality out of a fixed number of resources than would otherwise be possible. The only constraint on this technique is the amount of Flash and SRAM size required for the code to implement these functions. For more details on dynamic reconfiguration, refer to application note AN2104, *PSoC Dynamic Reconfiguration*.



### **4. PSoC Core**

The CY8CLED16P01 is based on the Cypress PSoC**®** 1 architecture. The PSoC platform consists of many *Programmable System-on-chip Controller* devices. These devices are designed to replace multiple traditional MCU-based system components with one, low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, and programmable interconnects. This architecture enables the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/Os are included in a range of convenient pinouts and packages.

The PSoC architecture, as shown in Figure 4-1., consists of four main areas: PSoC Core, Digital System, Analog System, and System Resources. Configurable global busing enables all the device resources to be combined into a complete custom system. The CY8CLED16P01 family can have up to five I/O ports that connect to the global digital and analog interconnects, providing access to 16 digital blocks and 12 analog blocks. The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose I/O).

#### **Figure 4-1. PSoC Architecture**



The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a 4 MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with 25 vectors, to simplify programming of realtime embedded events. Program execution is timed and protected using the included Sleep and Watchdog timers (WDT).

Memory encompasses 32 KB of Flash for program storage, 2 KB of SRAM for data storage, and up to 2 KB of EEPROM emulated using Flash. Program Flash uses four protection levels on blocks of 64 bytes, enabling customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 2.5 percent over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for the digital system use. A low power 32 kHz ILO (internal low speed oscillator) is provided for the sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a

crystal-accurate 24 MHz system clock using a PLL. When operating the Powerline Transceiver (PLT) user module, the ECO must be selected to ensure accurate protocol timing. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital, and analog resources of the device. Each pin's drive mode may be selected from eight options, enabling great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.



#### **4.1 Programmable System Resources**

#### **Figure 4-2. Programmable System Resources**

#### Powerline Communication Solution **Embedded Application** Programmable System Resources ED16P01 Modulation ı Powerline Digital and Analog<br>
Work Protocol Technology PrISM, PWM etc. Network Protocol 1 **Additional CYBQ** Additional System ı **Communication** Physical Layer **Resources**<br>FSK Modem **Resources** Interface DALI, DMX5 FSK Modem MAC, Decimator, I2C, SPI, UART etc. **HB LED** PLC Core **PLC** Core **Controller** Powerline Transceiver Packet 1

#### *4.1.1 The Digital System*

The digital system contains 16 digital PSoC blocks. Each block is an 8-bit resource that can be used alone, or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals called user modules. Digital peripheral configurations include:

- PWMs (8 to 32 bit)
- PWMs with Dead Band (8 to 32 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity (up to four)
- SPI master and slave (up to four each)
- $\blacksquare$  I<sup>2</sup>C slave and multi-master (one available as a System Resource)
- Cyclical Redundancy Checker and Generator (8 to 32 bit) ■

IrDA (up to 4)

#### ■ Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also enable signal multiplexing and perform logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.



### **Figure 4-3. Digital System Block Diagram**



#### *4.1.2 The Analog System*

The analog system contains 12 configurable blocks, each containing an opamp circuit, enabling the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- Analog-to-digital converters (up to 4, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2, 4, 6, or 8 pole band pass, low pass, and notch) ■

Amplifiers (up to 4, with selectable gain to 48x)

■ Instrumentation amplifiers (up to 2, with selectable gain to 93x) ■

Comparators (up to 4, with 16 selectable thresholds)

- DACs (up to 4, with 6- to 9-bit resolution)
- Multiplying DACs (up to 4, with 6- to 9-bit resolution)
- High current output drivers (4 with 40 mA drive as a Core Resource)
- 1.3V reference (as a System Resource)
- **DTMF** Dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one CT (continuous time) and two SC (switched capacitor) blocks, as shown in the Figure 4-4. on page 13.







#### **4.2 Additional System Resources**

#### **Figure 4-5. Additional System Resources**

Powerline Communication Solution



System Resources, some of which have been previously described, provide additional capability useful to complete systems. Resources include a multiplier, decimator, low voltage detection, and power on reset. The following statements describe the merits of each system resource.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks are generated using digital PSoC blocks as clock dividers.
- Multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in general math and digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- $\blacksquare$  The I<sup>2</sup>C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are supported.
- Low Voltage Detection (LVD) interrupts signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs.

### **5. Getting Started**

The quickest way to understand Cypress's Powerline Communication offering is to read this data sheet and then use the PSoC Designer Integrated Development Environment (IDE). The latest version of PSoC Designer can be downloaded from [http://www.cypress.com.](ww.cypress.com) This data sheet is an overview of the CY8CLED16P01 integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the PLC Technical Reference Manual.

For up to date ordering, packaging, and electrical specification information, see the latest PLC device data sheets on the web at [http://www.cypress.com.](ww.cypress.com)

#### **Application Notes**

[Cypress application notes](http://www.cypress.com/?app=search&searchType=keyword&keyword=&rtID=76&id=0&applicationID=0&source=header) are an excellent introduction to the wide variety of possible PSoC designs.

#### **Development Kits**

[PSoC Development Kits](http://www.cypress.com/?app=search&searchType=keyword&keyword=&rtID=110&id=0&applicationID=0&?ource=header) are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

#### **Training**

[Free PSoC technical training](http://www.cypress.com/?id=1162) (on demand, webinars, and workshops), which is available online vi[a www.cypress.com,](www.cypress.com) covers a wide variety of topics and skill levels to assist you in your designs.

#### **CYPros Consultants**

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the [CYPros Consultants](http://www.cypress.com/?id=1088&source=header) web site.

#### **Solutions Library**

Visit our growing [library of solution focused designs.](http://www.cypress.com/?id=3) Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### **Technical Support**

[Technical support](http://www.cypress.com/myaccount/?iD=7&source=header) - including a searchable Knowledge Base articles and technical forums - is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.



### **6. Development Tools**

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly) Free

C compiler with no size restrictions or time limits ■ Built-in

#### debugger

- In-circuit emulation
- Built-in support for communication interfaces: □ Hardware and software I<sup>2</sup>C slaves and masters **□**

Full-speed USB 2.0

❐ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

#### **PSoC Designer Software Subsystems**

#### *Design Entry*

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs),

digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application. The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

#### *Code Generation Tools*

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers**. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### *Debugger*

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

#### *Online Help System*

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### *In-Circuit Emulator*

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



### **7. Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Selec[t user modules.](http://www.cypress.com/?rID=39931)
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

#### **Select User Modules**

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. Thes[e user module datasheets](http://www.cypress.com/?app=search&searchType=keyword&keyword=&rtID=116&id=0&applicationID=0&l=1) explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

#### **Organize and Connect**

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### **Generate, Verify, and Debug**

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.



#### **7.1 PLC User Modules**

Powerline Transceiver (PLT) User Module (UM) enables data communication over powerlines up to baud rates of 2400 bps. This UM also exposes all the APIs from the network protocol for ease of application development. The UM, when instantiated, provides the user with three implementation modes:

- **FSK Modem Only** This mode enables the user to use the raw FSK modem and build any network protocol or application with the help of the APIs generated by the modem PHY.
- **FSK Modem + Network Stack** This mode allows the user to use the Cypress network protocol for PLC and build any application with the APIs provided by the network protocol.
- **FSK Modem + Network Stack + I2C** This mode allows the user to interface the CY8CLEDP01 with any other microcontroller or PSoC device. Users can also split the application between the PLC device and the external microcontroller. If the external microcontroller is a PSoC device, then the I2C UMs can be used to interface it with the PLC device.

Figure 7-1. shows the starting window for the PLT UM with the three implementation modes from which the user can choose.



**Figure 7-1. PLT User Module** 

Refer to the application note AN55403 - "Estimating CY8CPLC20/CY8CLED16P01 Power Consumption" at [http://www.cypress.com](www.cypress.com) to determine the power consumption estimate of the CY8CLED16P01 chip with the PLT User Module, loaded along with the other User Modules.

#### **7.6 Intelligent Lighting User Modules**

The CY8CLED16P01 has the intelligent lighting control user modules along with the PLC user modules. These user modules enable the user to do the following:

- Control multiple channels, anywhere between 1 and 16.
- Enable temperature compensation and color feedback
- Provide algorithms for high CRI
- Control color with 1931 or 1976 gamuts and through CCT
- Provide additional communication interfaces such as DALI and DMX512



### **8. Pin Information**

The CY8CLED16P01 PLC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O. However, Vss, Vdd, and XRES are not capable of Digital I/O.

### **8.1 28-Pin Part Pinout**









LEGEND: A = Analog, I = Input, O = Output, and RSVD = Reserved (should be left unconnected).

#### **Notes**

<sup>1.</sup> These are the ISSP pins, which are not High Z at POR (Power On Reset). See the *PSoC Technical Reference Manual* for details.

<sup>2.</sup> When using the PLT user module, the external crystal is always required for protocol timing. For the FSK modem, either the PLL Mode should be enabled or the<br>external 24MHz on P1[4] should be selected. The IMO should not



### **8.2 48-Pin Part Pinout**

### **Table 8-2. 48-Pin Part Pinout (QFN )**[3]







LEGEND: A = Analog, I = Input, O = Output, and RSVD = Reserved (should be left unconnected).

#### **Note**

3. The QFN package has a center pad that must be connected to ground (Vss).



### **8.3 100-Pin Part Pinout (On-Chip Debug)**

The 100-pin TQFP part is for the CY8CLED16P01-OCD On-Chip Debug PLC device. Note that the OCD parts are only used for in-circuit debugging. OCD parts are not available for production.

#### **Table 8-3. 100-Pin OCD Part Pinout (TQFP)**



LEGEND A = Analog, I = Input, O = Output, NC = No Connection, TC/TM: Test, TC/TM: Test, RSVD = Reserved (should be left unconnected).







**Not for Production**



### **9. Register Reference**

This section lists the registers of the CY8CLED16P01 PLC device. For detailed register information, refer to the *PLC Technical Reference Manual*.

#### **9.1 Register Conventions**

The register conventions specific to this section are listed in the following table.



#### **9.2 Register Mapping Tables**

The CY8CLEDP01 device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XOI bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

**Note** In the following register mapping tables, blank fields are reserved and should not be accessed.



#### **Table 9-1. Register Map Bank 0 Table: User Space**





#### **Table 9-2. Register Map Bank 1 Table: Configuration Space**





### **10. Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8CLED16P01 device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com.

Specifications are valid for -40°C  $\Box$  T<sub>A</sub>  $\Box$  85°C and T<sub>J</sub>  $\Box$  100°C, except where noted.

#### **10.1 Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

#### **Table 10-1. Absolute Maximum Ratings**



#### **10.2 Operating Temperature**

#### **Table 10-2. Operating Temperature**





#### **10.3 DC Electrical Characteristics**

#### *10.3.1 DC Chip-Level Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

#### **Table 10-3. DC Chip-Level Specifications**



#### *10.3.2 DC GPIO Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature range: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

#### **Table 10-4. DC GPIO Specifications**





#### *10.3.3 DC Operational Amplifier Specifications*

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.





#### *10.3.4 DC Low Power Comparator Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $T_A \Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.







#### *10.3.5 DC Analog Output Buffer Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C The identity did state with galaxies and maximum did infinition epodifications for the vehicle only.<br> $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.







#### *10.3.6 DC Analog Reference Specifications*

Table 10-8 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub> 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

**Note** Avoid using P2[4] for digital signaling when using an analog resource that depends on the Analog Reference. Some coupling of the digital signal may appear on the AGND.

<b>Reference</b> ARF_CR[5:3]	<b>Reference Power</b> <b>Settings</b>	<b>Symbol</b>	<b>Reference</b>	<b>Description</b>	<b>Min</b>	Typ	<b>Max</b>	<b>Unit</b>
	$RefPower = High$	V <sub>REFHI</sub>	Ref High	$VDD/2 + Bandgap$	$V_{DD}/2 + 1.228$	$/2 + 1.290$ VDD $/2 - 0.007$	$DD/2 + 1.352$	V
	Opamp bias $=$ High	Vagnd	<b>AGND</b>	$V_{DD}/2$	$V_{DD}/2 - 0.078$	V <sub>DD</sub>	$DD/2 + 0.063$	V
		Vreflo	Ref Low	$VDD/2$ - Bandgap	$V_{DD}/2 - 1.336$	$/2 - 1.295$ V <sub>DD</sub> $/2 + 1.293$	$_{DD}/2 - 1.250$	V
Ob000	$RefPower =$ High Opamp bias = $Low$	$\mathsf{V}_{\mathsf{REFHI}}$	Ref High	$VDD/2 + Bandgap$	$V_{DD}/2 + 1.224$	V <sub>DD</sub> $-2 - 0.005$	$D_D/2 + 1.356$	V
		VAGND	<b>AGND</b>	$V_{DD}/2$	$V_{DD}/2 - 0.056$	V <sub>DD</sub> $-72 - 1.298$	$D_D/2 + 0.043$	$\vee$
		<b>VREFLO</b>	Ref Low	$VDD/2$ - Bandgap	V <sub>DD</sub> /2 - 1.338	V <sub>DD</sub> $\frac{12+1.293}{2}$	$D_{\rm D}$ $/2 - 1.255$	$\vee$
	RefPower = Med Opamp bias = High	V <sub>REFHI</sub>	Ref High	$VDD/2 + Bandgap$	$V_{DD}/2 + 1.226$	V <sub>DD</sub> $-2 - 0.006$	$D_{\rm D}$ /2 + 1.356	$\vee$
		VAGND	<b>AGND</b>	V <sub>DP</sub> /2	$V_{DD}/2 - 0.057$	<b>VDD</b>	$D_D/2 + 0.044$	$\vee$
		VREFLO	Ref Low	$VDD/2$ - Bandgap	$VDD/2 - 1.337$	<u>/2 - 1.298</u> <b>VDD</b> $/2 + 1.294$	$D_{\rm D}$ p <sub>D</sub> /2 - 1.256	V
	RefPower = Med	V <sub>REFHI</sub>	Ref High	$VDD/2 + Bandgap$	$V_{\text{DD}}/2 + 1.226$	V <sub>DD</sub> $/2 - 0.004$	$D_{\text{DD}}/2 + 1.359$	$\vee$
	Opamp bias = Low	VAGND	<b>AGND</b>	$V_{DD}/2$	$V_{DD}/2 - 0.047$	V <sub>DD</sub>	$DD/2 + 0.035$	$\vee$
		Vreflo	Ref Low	V <sub>DD</sub> /2 - Bandgap	$V_{DD}/2 - 1.338$	$72 - 1.299$ V <sub>DD</sub>	$nD/2 - 1.258$	V

**Table 10-8. 5-V DC Analog Reference Specifications**



### **Table 10-8. 5-V DC Analog Reference Specifications** (continued)







### **Table 10-8. 5-V DC Analog Reference Specifications** (continued)









#### *10.3.7 DC Analog PSoC Block Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

#### **Table 10-9. DC Analog PSoC Block Specifications**



#### *10.3.8 DC POR and LVD Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C = TA = 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

#### **Table 10-10. DC POR and LVD Specifications**





#### *10.3.9 DC Programming Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.





### *DC I<sup>2</sup> C Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

### **Table 10-12. DC I<sup>2</sup> C Specifications**



**Note**  $\frac{1}{4}$ . All GPIOs meet the DC GPIO V<sub>IL</sub> and V<sub>IH</sub> specifications found in the DC GPIO specifications sections. The I<sup>2</sup>C GPIO pins also meet the mentioned specs.



#### **10.4 AC Electrical Characteristics**

#### *10.4.1 AC Chip-Level Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

**Note** See the individual user module data sheets for information on maximum frequencies for user modules.



#### **Table 10-13. AC Chip-Level Specifications**

**Notes** 

5. [A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2](http://www.cypress.com/)<br>blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maxim [ever sees more than 50,000 cycles\). For the full industrial range, the user must employ a temperature sensor user module \(FlashTemp\) and feed the result to the](http://www.cypress.com/)<br>temperature argument before writing. Refer to the Flash APIs A

7. See the individual user module data sheets for information on maximum frequencies for user modules.

8. Refer to Cypress Jitter Specifications application note, [Understanding Datasheet Jitter Specifications for Cypress Timing Products -](http://www.cypress.com/?rID=12791) AN5054 for more information.



#### **Table 10-13. AC Chip-Level Specifications** (continued)

Symbol	<b>Description</b>		<b>Typ</b>	<b>Max</b>	<b>Units</b>	<b>Notes</b>
$DC_{ILO}$	Internal Low Speed Oscillator Duty Cycle		50	80	%	
Step24M	24 MHz Trim Step Size		50		kHz	
Fout48M	48 MHz Output Frequency		48.0	49.2	<b>MHz</b>	Trimmed using factory trim values.
<b>FMAX</b>	Maximum frequency of signal on row input or row output.			12.3	<b>MHz</b>	
$ t_{\text{jit\_IMO [8]}} $	24 MHz IMO cycle-to-cycle jitter (RMS)		200	700	ps	
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)		300	900	ps	$N = 32$
	24 MHz IMO period jitter (RMS)		100	400	ps	
(t <sub>jit_PLL</sub> ाष्ठ]	24 MHz IMO cycle-to-cycle jitter (RMS)		200	800	ps	
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)		300	1200	ps	$N = 32$
	24 MHz IMO period jitter (RMS)		100	700	ps	

**Figure 10-1. PLL Lock Timing Diagram**













### *10.4.2 AC GPIO Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.





#### **Figure 10-4. GPIO Timing Diagram**



#### *10.4.3 AC Operational Amplifier Specifications*

Table 10-15 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub> 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.











When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.



#### **Figure 10-5. Typical AGND Noise with P2[4] Bypass**

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.



#### **Figure 10-6. Typical Opamp Noise**



#### *10.4.4 AC Low Power Comparator Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

#### **Table 10-16. AC Low Power Comparator Specifications**



*10.4.5 AC Digital Block Specifications* 

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

#### **Table 10-17. AC Digital Block Specifications**



**Note** 9. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



#### *10.4.6 AC Analog Output Buffer Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

**Table 10-18. 5V AC Analog Output Buffer Specifications** 

<b>Symbol</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Units</b>	<b>Notes</b>
<b>TROB</b>	Rising Settling Time to 0.1%, 1V Step, 100 pF Load $Power = Low$ Power = $High$			4 $\overline{4}$	$\Box$ s $\square$ s	
<b>T</b> SOB	Falling Settling Time to 0.1%, 1V Step, 100 pF Load $Power = Low$ Power = $High$			3.4 3.4	$\square$ s $\Box$ s	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100 pF Load $Power = Low$ Power = $High$	0.5 0.5			$V/\Box s$ $V/\Box s$	
<b>SR<sub>FOB</sub></b>	Falling Slew Rate (80% to 20%), 1V Step, 100 pF Load $Power = Low$ Power = $High$	0.55 0.55			$V/\Box s$ $V/\Box$ s	
<b>BW<sub>OB</sub></b>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3 dB BW, 100 pF Load $Power = Low$ Power $=$ High	0.8 0.8			<b>MHz</b> <b>MHz</b>	
<b>BW<sub>OB</sub></b>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3 dB BW, 100 pF Load $Power = Low$ Power = $High$	300 300			kHz kHz	

*10.4.7 AC External Clock Specifications* 

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $T_A \Box 85^{\circ}$ C. Typical parameters apply to 5V at 25°C and are for design guidance only.

#### **Table 10-19. 5V AC External Clock Specifications**





### *10.4.8 AC Programming Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C The identity did state with guitarium and the infinite representation of the vehicle  $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

**Table 10-20. AC Programming Specifications** 

<b>Symbol</b>	<b>Description</b>		Typ	<b>Max</b>	<b>Units</b>	<b>Notes</b>
<b>TRSCLK</b>	<b>Rise Time of SCLK</b>			20	ns	
<b>TFSCLK</b>	<b>Fall Time of SCLK</b>			20	ns	
$\mathsf{T}_\mathsf{SSCLK}$	Data Setup Time to Falling Edge of SCLK	40			ns	
<b>THSCLK</b>	Data Hold Time from Falling Edge of SCLK	40			ns	
F <sub>SCLK</sub>	Frequency of SCLK	0		8	<b>MHz</b>	
<b>TERASEB</b>	Flash Erase Time (Block)		10		ms	
<b>TWRITE</b>	<b>Flash Block Write Time</b>		40		ms	
<b>T</b> <sub>DSCLK</sub>	Data Out Delay from Falling Edge of SCLK			45	ns	
TERASEALL	Flash Erase Time (Bulk)		80		ms	Erase all Blocks and protection fields at once
T <sub>PROGRAM</sub> HOT	Flash Block Erase + Flash Block Write Time		$\blacksquare$	$100^{110}$	ms	0°C <= Tj <= 100°C
TPROGRAM_COLD	Flash Block Erase + Flash Block Write Time			$200^{[10]}$	ms	$-40^{\circ}$ C <= Tj <= 0 $^{\circ}$ C

### *10.4.9 AC I<sup>2</sup> C Specifications*

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\Box$  T<sub>A</sub>  $\Box$  85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

<b>Symbol</b>		<b>Standard-Mode</b>		<b>Fast-Mode</b>		<b>Units</b>	<b>Notes</b>
	<b>Description</b>	Min	<b>Max</b>	<b>Min</b>	<b>Max</b>		
<b>FSCLI2C</b>	<b>SCL Clock Frequency</b>		100	0	400	kHz	
<b>THDSTAI2C</b>	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.			$0.6^{\circ}$		Πs	
T <sub>LOWI2C</sub>	LOW Period of the SCL Clock			1.3		Πs	
T <sub>HIGHI2C</sub>	<b>HIGH Period of the SCL Clock</b>			0.6		∃s	
T <sub>SUSTAI2C</sub>	Setup Time for a Repeated START Condition	4.7		0.6		∃s	
T <sub>HDDATI2C</sub>	Data Hold Time			$\Omega$		⊓s	
T <sub>SUDATI2C</sub>	Data Setup Time		$\overline{\phantom{a}}$	$^{\circ}$ 100 $^{[11]}$		ns	
T <sub>SUSTOI2C</sub>	Setup Time for STOP Condition	4.0		0.6		∃s	
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition	4.7		1.3		Πs	
T <sub>SPI2C</sub>	Pulse Width of spikes are suppressed by the input filter			0	50	ns	

**Table 10-21. AC Characteristics of the I<sup>2</sup> C SDA and SCL Pins**

**Figure 10-7. Definition for Timing for Fast-/Standard-Mode on the I<sup>2</sup> C Bus Packaging Dimensions**



**Notes** 

<sup>10.</sup> For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing.<br>Refer to the Flash APIs Application Note AN2015 at http:/

<sup>11.</sup> A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t<sub>SU;DAT</sub>  $\Box$  250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the



### **11. Packaging Information**

This section illustrates the packaging specifications for the CY8CLED16P01 PLC device, along with the thermal impedances for each package, and the typical package capacitance on crystal pins.

Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the Emulator Pod Dimension drawings a[t http://www.cypress.com.](http://www.cypress.com/)

#### **11.1 Packaging Dimensions**









#### **Important Note**

For information on the preferred dimensions for mounting QFN packages, refer to Application Note, "Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages" available at [http://www.amkor.com.](http://www.amkor.com/)

Pinned vias for thermal conduction are not required for the low power PSoC devices.







### **Figure 11-3. 48-Pin QFN 7x7x 0.90 MM (Sawn Type)**



#### **11.1 Thermal Impedances**

#### **Table 11-1. Thermal Impedances per Package**



#### **11.2 Capacitance on Crystal Pins**

#### **Table 11-2. Typical Package Capacitance on Crystal Pins**



#### **11.3 Solder Reflow Peak Temperature**

Following is the minimum solder reflow peak temperature to achieve good solderability.

#### **Table 11-3. Solder Reflow Peak Temperature**



**Notes** 

12. T<sub>J</sub> = T<sub>A</sub> + POWER x D<sub>JA</sub><br>13. To achieve the thermal impedance specified for the QFN package, refer to "Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF)<br>Packages" available at http://www.a



### **12. Development Tool Selection**

#### **12.1 Software**

#### *12.1.1 PSoC Designer™*

At the core of the PSoC development software suite is PSoC Designer, used to generate firmware applications. PSoC Designer is available free of charge at [http://www.cypress.com.](http://www.cypress.com/psocdesigner) PSoC Designer comes with a free C compiler.

#### *12.1.2 PSoC Programmer*

PSoC Programmer is a very flexible programming application. It is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either in a standalone configuration or operates directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at [http://www.cypress.com.](http://www.cypress.com/)

#### **12.2 Development Kits**

All development kits are sold at the Cypress Online Store.

#### *12.2.1 CY3276*-*Programmable HV PLC + EZ-Color™ Development Kit*

The CY3276 is used for prototyping and development on the CY8CLED16P01 with PSoC Designer. This kit supports in-circuit emulation. The software interface enables users to run, halt, and single-step the processor and view the content of specific memory locations. PSoC Designer also supports the advanced emulation features. The hardware contains the high voltage coupling circuit for 110 VAC to 240 VAC powerline, which is compliant with the CENELEC/FCC standards. This board also has an onboard switch mode power supply. The kit includes:

- One High Voltage (110 to 230VAC) PLC Board. Cypress recommends that a user purchases two CY3276 kits to set up a two-node PLC subsystem for evaluation and development.
- LED Daughter Card
- CY8CLED16P01-OCD (100 TQFP)
- Software CD
- Supporting Literature
- MiniProg1

#### *12.2.2 CY3277-Programmable LV PLC + EZ-Color Development Kit*

The CY3277-PLC is used for prototyping and development on the CY8CLED16P01 with PSoC Designer. This kit supports in-circuit emulation. The software interface enables users to run, halt, and single-step the processor and view the content of specific memory locations. PSoC Designer also supports advanced emulation features. The hardware contains the low voltage coupling circuit for 12-24V AC/DC powerline. The kit includes:

- One Low Voltage (12 to 24V AC/DC) PLC Board. Cypress recommends that a user purchases two CY3275 kits to set up a two-node PLC subsystem for evaluation and development
- LED Daughter Card
- CY8CLED16P01-OCD (100 TQFP)
- Software CD
- Supporting Literature
- MiniProg1

#### *12.2.3 CY3250-PLC Pod Kits*

The CY3250-PLC Pod Kits are essential for development purposes as they provide the users a medium to emulate and debug their designs. The pod kits are available for all the available footprints. The details are:

- CY3250-LED16P01NQ One SSOP Pod (CY8CLED16P01-OCD), Two 28-SSOP Feet, One 3250-Flex Cable, One 28-SSOP Foot Mask
- CY3250-LED16P01QFN One QFN Pod (CY8CLED16P01-OCD), Two 48-QFN Feet, One 3250-Flex Cable
- CY3250-LED16P01NQ-POD Two SSOP Pods (CY8CLED16P01-OCD)
- CY3250-LED16P01QFN-POD Two QFN Pods (CY8CLED16P01-OCD)

#### *12.2.4 CY3215-DK Basic Development Kit*

The CY3215-DK is used for prototyping and development with PSoC Designer. This kit can be used in conjunction with the PLC kits to support in-circuit emulation. The software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer also supports the advanced emulation features. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240V Power Supply, Euro-Plug Adapter ■

iMAGEcraft C Compiler (Registration Required) ■ ISSP Cable

- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples



#### **12.3 Evaluation Kits**

The evaluation kits do not have on-board powerline capability, but can be used with a PLC kit for evaluation purposes. All evaluation tools are sold at the Cypress Online Store.

#### *12.3.1 CY3210-MiniProg1*

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### *12.3.2 CY3210-PSoCEval1*

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2) ■

PSoC Designer Software CD

- Getting Started Guide
- USB 2.0 Cable

#### *12.3.3 CY3214-PSoCEvalUSB*

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator, and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MIniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack

#### **12.4 Device Programmers**

All device programmers are sold at the Cypress.

#### *12.4.1 CY3216 Modular Programmer*

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- Three Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

*12.4.2 CY3207 ISSP In-System Serial Programmer (ISSP)*

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment.

Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable



### **13. Ordering Information**

The following table lists the CY8CLED16P01 PLC device family key package features and ordering codes.

#### **Table 13-1. CY8CLED16P01 PLC Device Key Features and Ordering Information**



### **13.1 Ordering Code Definitions**



14. Not recommended for new designs.

<sup>15.</sup> This part may be used for in-circuit debugging. It is not available for production.



### **14. Acronyms**

### **14.1 Acronyms Used**

Table 14-1 lists the acronyms that are used in this document.

### **Table 14-1. Acronyms Used in this Datasheet**





### **15. Reference Documents**

*CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC® Programmable System-on-Chip Technical Reference Manual (TRM)* (001-14463)

*Design Aids - Reading and Writing PSoC® Flash - AN2015* (001-40459)

*Understanding Datasheet Jitter Specifications for Cypress Timing Products - AN5054* (001-14503)

*Estimating CY8CPLC20/CY8CLED16P01 Power Consumption - AN55403* (001-55403)

*PSoC Dynamic Reconfiguration - AN2104* (001-36000)

*Analog - ADC Selection - AN2239* (001-33719)

PrISM™ Technology for LED Dimming - AN47372 (001-47372)

*Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages* - available at [http://www.amkor.com.](http://www.amkor.com/)

### **16. Document Conventions**

#### **Units of Measure**

Table 16-1 lists the unit sof measures.

#### **Table 16-1. Units of Measure**



#### **Numeric Conventions**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimals.



## **17. Glossary**





















## **18. Document History Page**





### **19. Sales, Solutions, and Legal Information**

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations.](http://www.cypress.com/go/locations)

### **19.1 [Products](http://www.cypress.com/go/products) 19.2 [PSoC Solutions](http://www.cypress.com/?id=1353)** [Automotive](http://www.cypress.com/?id=1936) [cypress.com/go/automotive](http://www.cypress.com/?id=1936) [psoc.cypress.com/solutions](http://www.cypress.com/?id=1353) [Clocks & Buffers](http://www.cypress.com/?id=24) **Clocks** [cypress.com/go/clocks](http://www.cypress.com/?id=24) **PSoC 1** [| PSoC 3](http://www.cypress.com/?id=1573) | PSoC 5 [Interface](http://www.cypress.com/?id=1933) [cypress.com/go/interface](http://www.cypress.com/?id=1933) [Lighting & Power Control](http://www.cypress.com/?id=1578) [cypress.com/go/powerpsoc](http://www.cypress.com/?id=2308) [cypress.com/go/plc](http://www.cypress.com/?id=2330) [Memory](http://www.cypress.com/?id=64) [cypress.com/go/memory](http://www.cypress.com/?id=64) [Optical & Image Sensing](http://www.cypress.com/?id=201) [cypress.com/go/image](http://www.cypress.com/?id=201) [PSoC](http://www.cypress.com/?id=1353) [cypress.com/go/psoc](http://www.cypress.com/?id=1353) [Touch Sensing](http://www.cypress.com/?id=1932) [cypress.com/go/touch](http://www.cypress.com/?id=1932) [USB Controllers](http://www.cypress.com/?id=167) [cypress.com/go/USB](http://www.cypress.com/?id=167) [Wireless/RF](http://www.cypress.com/?id=10) [cypress.com/go/wireless](http://www.cypress.com/go/wireless)

© Cypress Semiconductor Corporation, 2008-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in<br>life-suppo manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress<br>integrated circuit as s the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-49263 Rev. \*J North Contract Revised June 17, 2011 North Channel Rade 58 of 58

PSoC® and CapSense® are registered trademarks and PSoC Designer™ and EZ-Color™ are trademarks of Cypress Semiconductor Corp. All products and company names mentioned in this document may be<br>the trademarks of their respect

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Infineon](https://www.mouser.com/infineon):

[CY8CLED16P01-28PVXI](https://www.mouser.com/access/?pn=CY8CLED16P01-28PVXI) [CY8CLED16P01-28PVXIT](https://www.mouser.com/access/?pn=CY8CLED16P01-28PVXIT) [CY8CLED16P01-48LFXI](https://www.mouser.com/access/?pn=CY8CLED16P01-48LFXI)