

**ATM020A0X3-SR, Austin SuperLynx II™ SMT Non-isolated Power Module:
2.4Vdc – 3.63Vdc input; 0.75Vdc to 2.0Vdc Output; 20A Output Current**



RoHS Compliant



EZ-SEQUENCE™

Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment

Features

- Compliant to RoHS EU Directive 2002/95/EC
- Compatible in a Pb-free or SnPb reflow environment
- Flexible output voltage sequencing EZ-SEQUENCE
- Delivers up to 20A of output current
- High efficiency – 89% at 1.8V full load ($V_{IN} = 2.4V$)
- Small size and low profile:
33.00 mm x 13.46 mm x 8.28 mm
(1.300 in x 0.530 in x 0.326 in)
- Low output ripple and noise
- High Reliability:
Calculated MTBF > 11.9 M hours at 25°C Full-load
- Output voltage programmable from 0.75 Vdc to 2.0Vdc via external resistor
- Line Regulation: 0.3% (typical)
- Load Regulation: 0.4% (typical)
- Temperature Regulation: 0.4% (typical)
- Remote On/Off
- Remote Sense
- Output overcurrent protection (non-latching)
- Over temperature protection
- Wide operating temperature range (-40°C to 85°C)
- UL* 60950-1 Recognized, CSA† C22.2 No. 60950-1-03 Certified, and VDE‡ 0805:2001-12 (EN60950-1) Licensed
- ISO** 9001 and ISO 14001 certified manufacturing facilities

Description

ATM020A0X3-SR belongs to the Austin SuperLynx II™ SMT (surface mount technology) power module product families that are non-isolated dc-dc converters delivering up to 20A of output current with full load efficiency of 89% at 1.8V output. These modules provide a precisely regulated output voltage programmable via external resistor from 0.75Vdc to 2.0Vdc over a wide range of input voltage ($V_{IN} = 2.4 - 3.63Vdc$). Austin SuperLynx II™ has a sequencing feature, EZ-SEQUENCE™ that enable designers to implement simultaneous or ratiometric startup of multiple rails on board. Their open-frame construction and small footprint enable designers to develop cost- and space-efficient solutions. In addition to sequencing, standard features include remote On/Off, remote sense, programmable output voltage, over current and over temperature protection.

* UL is a registered trademark of Underwriters Laboratories, Inc.

† CSA is a registered trademark of Canadian Standards Association.

‡ VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

** ISO is a registered trademark of the International Organization of Standards

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage Continuous	All	V_{IN}	-0.3	4.0	Vdc
Sequencing Voltage	All	V_{SEQ}	-0.3	$V_{IN, Max}$	Vdc
Operating Ambient Temperature (see Thermal Considerations section)	All	T_A	-40	85	°C
Storage Temperature	All	T_{stg}	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Typ	Max	Unit
Operating Input Voltage	$V_{O, set} \leq V_{IN} - 0.5V$	V_{IN}	2.4	—	3.63	Vdc
Maximum Input Current ($V_{IN} = V_{IN, min}$ to $V_{IN, max}$, $I_O = I_{O, max}$, $V_{O, set} = 3.3Vdc$)	All	$I_{IN, max}$			20.0	Adc
Input No Load Current ($V_{IN} = 2.4Vdc$, $I_O = 0$, module enabled)	$V_{O, set} = 0.75Vdc$	$I_{IN, No load}$		80		mA
	$V_{O, set} = 1.8Vdc$	$I_{IN, No load}$		110		mA
Input Stand-by Current ($V_{IN} = 2.4Vdc$, module disabled)	All	$I_{IN, stand-by}$		1.5		mA
Inrush Transient	All	I^2t			0.1	A ² s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1μH source impedance; $V_{IN, min}$ to $V_{IN, max}$, $I_O = I_{O, max}$; See Test configuration section)	All			100		mAp-p
Input Ripple Rejection (120Hz)	All			30		dB

CAUTION: This power module is not internally fused.

This power module can be used in a wide variety of applications, ranging from simple standalone operation to being part of complex power architecture. To preserve maximum flexibility, internal fusing is not included. This power module meets all safety agency requirements without presence of an input fuse. However, to achieve maximum safety and system protection, an input line fuse may be used. Based on the information provided in this data sheet on inrush energy and maximum dc input current, the same type of fuse with a lower rating can be used. Refer to the fuse manufacturer's data sheet for further information.

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Typ	Max	Unit
Output Voltage Set-point ($V_{IN}=V_{IN, min}$, $I_O=I_{O, max}$, $T_A=25^\circ\text{C}$)	All	$V_{O, set}$	-2.0	—	+2.0	% $V_{O, set}$
Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life)	All	$V_{O, set}$	-3%	—	+3%	% $V_{O, set}$
Adjustment Range Selected by an external resistor	All	V_O	0.7525		2.0	Vdc
Output Regulation Line ($V_{IN}=V_{IN, min}$ to $V_{IN, max}$) Load ($I_O=I_{O, min}$ to $I_{O, max}$) Temperature ($T_{ref}=T_{A, min}$ to $T_{A, max}$)	All All All		— — —	0.3 0.4 0.4		% $V_{O, set}$ % $V_{O, set}$ % $V_{O, set}$
Output Ripple and Noise on nominal output ($V_{IN}=V_{IN, nom}$ and $I_O=I_{O, min}$ to $I_{O, max}$ Cout = 1 μ F ceramic//10 μ Ftantalum capacitors)						
RMS (5Hz to 20MHz bandwidth)	All		—	8	15	mV _{rms}
Peak-to-Peak (5Hz to 20MHz bandwidth)	All		—	25	50	mV _{pk-pk}
External Capacitance ESR $\geq 1\text{ m}\Omega$ ESR $\geq 10\text{ m}\Omega$	All All	$C_{O, max}$ $C_{O, max}$	— —	— —	1000 5000	μ F μ F
Output Current	All	I_O	0	—	20	Adc
Output Current Limit Inception (Hiccup Mode)	All	$I_{O, lim}$	—	180	—	% I_O
Output Short-Circuit Current ($V_O \leq 250\text{mV}$) (Hiccup Mode)	All	$I_{O, s/c}$	—	3.5	—	Adc
Efficiency $V_{IN}=2.4\text{V}$, $T_A=25^\circ\text{C}$ $I_O=I_{O, max}$, $V_O=V_{O, set}$	$V_{O, set} = 0.75\text{Vdc}$ $V_{O, set} = 1.2\text{Vdc}$ $V_{O, set} = 1.8\text{Vdc}$	η η η		77.5 83.5 89.0		% % %
Switching Frequency	All	f_{sw}	—	300	—	kHz
Dynamic Load Response ($dl/dt=2.5\text{A}/\mu\text{s}$; $V_{IN}=V_{IN, nom}$; $T_A=25^\circ\text{C}$) Load Change from $I_O=50\%$ to 100% of $I_{O, max}$; 1 μ F ceramic// 10 μ F tantalum Peak Deviation Settling Time ($V_O < 10\%$ peak deviation) ($dl/dt=2.5\text{A}/\mu\text{s}$; $V_{IN}=V_{IN, nom}$; $T_A=25^\circ\text{C}$) Load Change from $I_O=100\%$ to 50% of $I_{O, max}$: 1 μ F ceramic// 10 μ F tantalum Peak Deviation Settling Time ($V_O < 10\%$ peak deviation)	All All All All	V_{pk} t_s V_{pk} t_s	— — — —	200 25 200 25	— — — —	mV μ s mV μ s

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Typ	Max	Unit
Dynamic Load Response ($dI/dt=2.5A/\mu s$; $V_{IN} = V_{IN, nom}$; $T_A=25^\circ C$) Load Change from $I_o = 50\%$ to 100% of $I_{o,max}$; $C_o = 2 \times 150 \mu F$ polymer capacitors Peak Deviation	All	V_{pk}	—	120	—	mV
Settling Time ($V_o < 10\%$ peak deviation)	All	t_s	—	50	—	μs
($dI/dt=2.5A/\mu s$; $V_{IN} = V_{IN, nom}$; $T_A=25^\circ C$) Load Change from $I_o = 100\%$ to 50% of $I_{o,max}$; $C_o = 2 \times 150 \mu F$ polymer capacitors Peak Deviation	All	V_{pk}	—	120	—	mV
Settling Time ($V_o < 10\%$ peak deviation)	All	t_s	—	50	—	μs

General Specifications

Parameter	Min	Typ	Max	Unit
Calculated MTBF ($I_o = I_{O, max}$, $T_A=25^\circ C$)		11,967,000		Hours
Weight	—	5.6 (0.2)	—	g (oz.)

Feature Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Typ	Max	Unit
On/Off Signal interface						
Device code with Suffix "4" – Positive logic (On/Off is open collector/drain logic input; Signal referenced to GND - See feature description section)						
Input High Voltage (Module ON)	All	V_{IH}	—	—	$V_{IN, max}$	V
Input High Current	All	I_{IH}	—	—	10	μA
Input Low Voltage (Module OFF)	All	V_{IL}	-0.2	—	0.3	V
Input Low Current	All	I_{IL}	—	0.2	1	mA
Device Code with no suffix – Negative Logic (On/OFF pin is open collector/drain logic input with external pull-up resistor; signal referenced to GND)						
Input High Voltage (Module OFF)	All	V_{IH}	1.5	—	$V_{IN, max}$	Vdc
Input High Current	All	I_{IH}	—	0.2	1	mA
Input Low Voltage (Module ON)	All	V_{IL}	-0.2	—	0.3	Vdc
Input low Current	All	I_{IL}	—	—	10	μA
Turn-On Delay and Rise Times ($I_O = I_{O, max}$; $V_{IN} = V_{IN, nom}$; $T_A = 25^\circ C$,)						
Case 1: On/Off input is set to Logic Low (Module ON) and then input power is applied (delay from instant at which $V_{IN} = V_{IN, min}$ until $V_O = 10\%$ of $V_{O, set}$)	All	T_{delay}	—	3.9	—	msec
Case 2: Input power is applied for at least one second and then the On/Off input is set to logic Low (delay from instant at which $V_{ON/OFF} = 0.3V$ until $V_O = 10\%$ of $V_{O, set}$)	All	T_{delay}	—	3.9	—	msec
Output voltage Rise time (time for V_O to rise from 10% of $V_{O, set}$ to 90% of $V_{O, set}$)	All	T_{rise}	—	4.2	8.5	msec
Output voltage overshoot – Startup $I_O = I_{O, max}$; $V_{IN} = 3.0$ to $5.5Vdc$; $T_A = 25^\circ C$				—	1	% $V_{O, set}$
Over temperature Protection (See Thermal Consideration section)	All	T_{ref}	—	125	—	$^\circ C$
Input Undervoltage Lockout						
Turn-on Threshold	All		—	2.2	—	V
Turn-off Threshold	All		—	2.0	—	V

Characteristic Curves

The following figures provide typical characteristics for the Austin SuperLynx II™ SMT modules at 25°C.




Figure 1. Converter Efficiency versus Output Current ($V_{out} = 0.75Vdc$).




Figure 2. Converter Efficiency versus Output Current ($V_{out} = 1.8Vdc$).




Figure 3. Converter Efficiency versus Output Current ($V_{out} = 1.2Vdc$).




Figure 4. Input voltage vs. Input Current ($V_{out} = 1.8Vdc$).




Figure 5. Transient Response to Dynamic Load Change from 50% to 100% of full load ($V_o = 1.2 Vdc$).




Figure 6. Transient Response to Dynamic Load Change from 100% to 50% of full load ($V_o = 1.2 Vdc$, $C_{ext} = 2 \times 150 \mu F$ Polymer Capacitors).

Characteristic Curves (continued)

The following figures provide typical characteristics for the Austin ATM020A0X SMT modules at 25°C.




Figure 7. Typical Output Ripple and Noise
($V_{in} = 3.3\text{Vdc}$, $V_o = 1.8\text{Vdc}$, $I_o = 20\text{A}$).




Figure 8. Typical Start-Up with application of V_{in}
($V_{in} = 3.3\text{Vdc}$, $V_o = 1.8\text{Vdc}$, $I_o = 0\text{A}$).




Figure 9. Typical Start-Up Using Remote On/Off ($V_{in} = 3.3\text{Vdc}$, $V_o = 1.8\text{Vdc}$, $I_o = 20.0\text{A}$).




Figure 10. Typical Start-Up applying V_{in} with Prebias
($V_{in} = 3.3\text{Vdc}$, $V_o = 1.8\text{Vdc}$, $I_o = 1.0\text{A}$, $V_{bias} = 1.0\text{Vdc}$).




Figure 11. Typical Start-Up with application of V_{in}
($V_{in} = 3.3\text{Vdc}$, $V_o = 1.8\text{Vdc}$, $I_o = 2\text{A}$).




Figure 12. Output short circuit Current
($V_{in} = 3.3\text{Vdc}$, $V_o = 0.75\text{Vdc}$).

Characteristic Curves (continued)

The following figures provide thermal derating curves for the Austin ATM020A0X SMT modules.




Figure 13. Derating Output Current versus Local Ambient Temperature and Airflow
($V_{in} = 3.3Vdc$, $V_o = 1.0Vdc$).






Figure 14. Derating Output Current versus Local Ambient Temperature and Airflow
($V_{in} = 3.3Vdc$, $V_o = 1.8Vdc$).

Test Configurations




NOTE: Measure input reflected ripple current with a simulated source inductance (L_{TEST}) of 1µH. Capacitor C_S offsets possible battery impedance. Measure current as shown above.

Figure 15. Input Reflected Ripple Current Test Setup.



NOTE: All voltage measurements to be taken at the module terminals, as shown above. If sockets are used then Kelvin connections are required at the module terminals to avoid measurement errors due to socket contact resistance.

Figure 17. Output Voltage and Efficiency Test Setup.



NOTE: All voltage measurements to be taken at the module terminals, as shown above. If sockets are used then Kelvin connections are required at the module terminals to avoid measurement errors due to socket contact resistance.

Figure 16. Output Ripple and Noise Test Setup.

$$\text{Efficiency } \eta = \frac{V_O \cdot I_O}{V_{IN} \cdot I_{IN}} \times 100 \%$$

Design Considerations

Input Filtering

The Austin SuperLynx II™ SMT module should be connected to a low-impedance AC source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, low-ESR polymer and ceramic capacitors are recommended at the input of the module. Figure 18 shows the input ripple voltage (mVp-p) for various outputs with 2x150 μ F polymer capacitors (Panasonic p/n: EEFUE0J151R, Sanyo p/n: 6TPE150M) in parallel with 2 x 47 μ F ceramic capacitor (Panasonic p/n: ECJ-5YB0J476M, Taiyo- Yuden p/n: CEJMK432BJ476MMT) at full load. Figure 19 shows the input ripple with 4x150 μ F polymer capacitors in parallel with 4 x 47 μ F ceramic capacitor at full load.




Figure 18. Input ripple voltage for various output with 2x150 μ F polymer and 2x47 μ F ceramic capacitors at the input (V_{in} =3.3V, full load)




Figure 19. Input ripple voltage for various output with 4x150 μ F polymer and 4x47 μ F ceramic capacitors at the input (V_{in} =3.3V, full load).

Design Considerations (continued)

Output Filtering

The Austin SuperLynx II™ SMT module is designed for low output ripple voltage and will meet the maximum output ripple specification with 1 μ F ceramic and 10 μ F tantalum capacitors at the output of the module.

However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table.

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL 60950-1, CSA C22.2 No. 60950-1-03, and VDE 0850:2001-12 (EN60950-1) Licensed.

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

Feature Description

Remote On/Off

Austin SuperLynx II™ SMT power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available in the Austin SuperLynx II™ series modules. Positive Logic On/Off signal, device code suffix “4”, turns the module ON during a logic High on the On/Off pin and turns the module OFF during a logic Low. Negative logic On/Off signal, no device code suffix, turns the module OFF during logic High and turns the module ON during logic Low.

For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 20. The On/Off pin is an open collector/drain logic input signal ($V_{on/off}$) that is referenced to ground. During a logic-high (On/Off pin is pulled high internal to the module) when the transistor Q1 is in the Off state, the power module is ON. Maximum allowable leakage current of the transistor when $V_{on/off} = V_{IN,max}$ is 10 μ A. Applying a logic-low when the transistor Q1 is turned-On, the power module is OFF. During this state $V_{on/off}$ must be less than 0.3V. When not using positive logic On/Off pin, leave the pin unconnected or tie to V_{IN} .




Figure 20. Remote On/Off Implementation.

For negative logic On/Off devices, the circuit configuration is shown in Figure 21. The On/Off pin is pulled high with an external pull-up resistor (typical $R_{pull-up} = 68k$, $\pm 5\%$). When transistor Q1 is in the Off state, logic High is applied to the On/Off pin and the power module is Off. The minimum On/off voltage for logic High on the On/Off pin is 1.5Vdc. To turn the module ON, logic Low is applied to the On/Off pin by turning ON Q1. When not using the negative logic On/Off, leave the pin unconnected or tie to GND.




Figure 21. Circuit configuration for using negative logic On/Off

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range. The typical average output current during hiccup is 3.5A.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

Overtemperature Protection

To provide over temperature protection in a fault condition, the unit relies upon the thermal protection feature of the controller IC. The unit will shutdown if the thermal reference point T_{ref} exceeds 125°C (typical), but the thermal shutdown is not intended as a guarantee that the unit will survive temperatures beyond its rating. The module will automatically restart after it cools down.

Feature Descriptions (continued)

Output Voltage Programming

The output voltage of the Austin SuperLynx II™ SMT can be programmed to any voltage from 0.75 Vdc to 2.0 Vdc by connecting a single resistor (shown as R_{trim} in Figure 22) between the TRIM and GND pins of the module. Without an external resistor between TRIM pin and the ground, the output voltage of the module is 0.7525 Vdc. To calculate the value of the resistor R_{trim} for a particular output voltage V_o , use the following equation:

$$R_{trim} = \left[\frac{21070}{V_o - 0.7525} - 5110 \right] \Omega$$

For example, to program the output voltage of the Austin SuperLynx II™ module to 1.8 Vdc, R_{trim} is calculated as follows:

$$R_{trim} = \left[\frac{21070}{1.8 - 0.7525} - 5110 \right]$$

$$R_{trim} = 15.004k\Omega$$




Figure 22. Circuit configuration for programming output voltage using an external resistor.

Table 1 provides R_{trim} values required for some common output voltages

Table 1

$V_{o, set}$ (V)	R_{trim} (K Ω)
0.7525	Open
1.2	41.973
1.5	23.077
1.8	15.004

By using a 1% tolerance trim resistor, set point tolerance of $\pm 2\%$ is achieved as specified in the electrical specification. The POL Programming Tool, available at

www.lineagepower.com, determines the set point variation with specific trim resistor values and tolerances.

The amount of power delivered by the module is defined as the voltage at the output terminals multiplied by the output current. When using the trim feature, the output voltage of the module can be increased, which at the same output current would increase the power output of the module. Care should be taken to ensure that the maximum output power of the module remains at or below the maximum rated power ($P_{max} = V_{o, set} \times I_{o, max}$).

Voltage Margining

Output voltage margining can be implemented in the Austin SuperLynx II™ modules by connecting a resistor, $R_{margin-up}$, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, $R_{margin-down}$, from the Trim pin to the Output pin for margining-down. Figure 23 shows the circuit configuration for output voltage margining. The POL Programming tool available at www.lineagepower.com computes the values of $R_{margin-up}$ and $R_{margin-down}$ for a specific output voltage and % margin. Please consult your local Lineage Power technical representative for additional details.




Figure 23. Circuit Configuration for margining Output voltage.

Feature Descriptions (continued)

Voltage Sequencing

Austin SuperLynx II™ series of modules include a sequencing feature, EZ-SEQUENCE that enables users to implement various types of output voltage sequencing in their applications. This is accomplished via an additional sequencing pin. When not using the sequencing feature, either tie the SEQ pin to V_{IN} or leave it unconnected.

When an analog voltage is applied to the SEQ pin, the output voltage tracks this voltage until the output reaches the set-point voltage. The SEQ voltage must be set higher than the set-point voltage of the module. The output voltage follows the voltage on the SEQ pin on a one-to-one volt basis. By connecting multiple modules together, customers can get multiple modules to track their output voltages to the voltage applied on the SEQ pin.

For proper voltage sequencing, first, input voltage is applied to the module. The On/Off pin of the module is left unconnected (or tied to GND for negative logic modules or tied to V_{IN} for positive logic modules) so that the module is ON by default. After applying input voltage to the module, a minimum of 10msec delay is required before applying voltage on the SEQ pin. During this time, potential of 50mV (± 10 mV) is maintained on the SEQ pin. After 10msec delay, an analog voltage is applied to the SEQ pin and the output voltage of the module will track this voltage on a one-to-one volt bases until output reaches the set-point voltage. To initiate simultaneous shutdown of the modules, the SEQ pin voltage is lowered in a controlled manner. Output voltage of the modules tracks the voltages below their set-point voltages on a one-to-one basis. A valid input voltage must be maintained until the tracking and output voltages reach ground potential.

When using the EZ-SEQUENCE™ feature to control start-up of the module, pre-bias immunity feature during start-up is disabled. The pre-bias immunity feature of the module relies on the module being in the diode-mode during start-up. When using the EZ-SEQUENCE™ feature, modules goes through an internal set-up time of 10msec, and will be in synchronous rectification mode when voltage at the SEQ pin is applied. This will result in sinking current in the module if pre-bias voltage is present at the output of the module. When pre-bias immunity during start-up is required, the EZ-SEQUENCE™ feature must be disabled. For additional guidelines on using EZ-SEQUENCE™ feature of Austin SuperLynx II™, contact the Lineage Power technical representative for preliminary application note on output voltage sequencing using Austin SuperLynx II™ series.

Remote Sense

The Austin SuperLynx II™ SMT power modules have a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage at the Remote Sense pin (See Figure 24). The voltage between the Sense pin and V_O pin must not exceed 0.5V.

The amount of power delivered by the module is defined as the output voltage multiplied by the output current ($V_O \times I_O$). When using Remote Sense, the output voltage of the module can increase, which if the same output is maintained, increases the power output by the module. Make sure that the maximum output power of the module remains at or below the maximum rated power. When the Remote Sense feature is not being used, connect the Remote Sense pin to the output pin.




Figure 24. Remote sense circuit configuration

Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 25. Note that the airflow is parallel to the long axis of the module as shown in figure 26. The derating data applies to airflow in either direction of the module's long axis.




Figure 25. T_{ref} Temperature measurement location.

The thermal reference point, T_{ref} used in the specifications is shown in Figure 25. For reliable operation this temperature should not exceed 115°C.

The output power of the module should not exceed the rated power of the module ($V_{o,set} \times I_{o,max}$).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 26. Thermal Test Set-up.

Heat Transfer via Convection

Increased airflow over the module enhances the heat transfer via convection. Thermal derating curves showing the maximum output current that can be delivered at different local ambient temperatures (T_A) for airflow conditions ranging from natural convection and up to 2m/s (400 ft./min) are shown in the Characteristics Curves section.

Layout Considerations

Copper paths must not be routed beneath the power module. For additional layout guide-lines, refer to the FLTR100V10 application note.


Mechanical Outline

Dimensions are in millimeters and (inches).


Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]

x.xx mm \pm 0.25 mm (x.xxx in \pm 0.010 in.)

Top View




Side View



Bottom View

PIN	FUNCTION
1	On/Off
2	V _{IN}
3	SEQ
4	GND
5	V _{OUT}
6	Trim
7	Sense




MPS176595

Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]


x.xx mm \pm 0.25 mm (x.xxx in \pm 0.010 in.)



Packaging Details

The Austin SuperLynx II™ SMT version is supplied in tape & reel as standard. Modules are shipped in quantities of 250 modules per reel.

All Dimensions are in millimeters and (in inches).



Reel Dimensions:

Outside Dimensions: 330.2 mm (13.00)

Inside Dimensions: 177.8 mm (7.00")

Tape Width: 44.00 mm (1.732")

Surface Mount Information

Pick and Place

The Austin SuperLynx II™ SMT modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.




Figure 27. Pick and Place Location.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Even so, these modules have a relatively large mass when compared to conventional SMT components. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended nozzle diameter for reliable operation is 6mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 9 mm.

Oblong or oval nozzles up to 11 x 9 mm may also be used within the space available.

Tin Lead Soldering

The Austin SuperLynx II™ SMT power modules are lead free modules and can be soldered either in a lead-free solder process or in a conventional Tin/Lead (Sn/Pb) process. It is recommended that the customer review data sheets in order to customize the solder reflow profile for each application board assembly. The following instructions must be observed when soldering these units. Failure to

observe these instructions may result in the failure of or cause damage to the modules, and can adversely affect long-term reliability.

In a conventional Tin/Lead (Sn/Pb) solder process peak reflow temperatures are limited to less than 235°C. Typically, the eutectic solder melts at 183°C, wets the land, and subsequently wicks the device connection. Sufficient time must be allowed to fuse the plating on the connection to ensure a reliable solder joint. There are several types of SMT reflow technologies currently used in the industry. These surface mount power modules can be reliably soldered using natural forced convection, IR (radiant infrared), or a combination of convection/IR. For reliable soldering the solder reflow profile should be established by accurately measuring the modules CP connector temperatures.




Figure 28. Reflow Profile for Tin/Lead (Sn/Pb) process




Figure 29. Time Limit Curve Above 205°C for Tin/Lead (Sn/Pb) process

Surface Mount Information (continued)

Lead Free Soldering

The SMT modules of the Austin SuperLynx II™ families are lead-free (Pb-free) and RoHS compliant and are both forward and backward compatible in a Pb-free and a SnPb soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. C (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 38.

Storage and Handling

The Austin SuperLynx II™ modules have a MSL rating of 2a. The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of $\leq 30^{\circ}\text{C}$ and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: $< 40^{\circ}\text{C}$, $< 90\%$ relative humidity.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to *Board Mounted Power Modules: Soldering and Cleaning Application Note* (AN04-001).




Figure 30. Recommended linear reflow profile using Sn/Ag/Cu solder.

Ordering Information

Please contact your Lineage Power Sales Representative for pricing, availability and optional features.

Table 3. Device Codes

Input Voltage	Output Voltage	Output Current	Efficiency 1.8V @ 20A	Connector Type	Product codes	Comcode
2.4 - 3.63Vdc	0.75 – 2.0Vdc	20A	89%	SMT	ATM020A0X3-SR	CC109103628
2.4 - 3.63Vdc	0.75 – 2.0Vdc	20A	89%	SMT	ATM020A0X3-SRZ	CC109135984

-Z refers to RoHS-compliant codes



World Wide Headquarters
Lineage Power Corporation
 601 Shiloh Road, Plano, TX 75074, USA
+1-800-526-7819
 (Outside U.S.A.: **+1-972-244-9428**)
www.lineagepower.com
e-mail: techsupport1@lineagepower.com

Asia-Pacific Headquarters

Tel: +65 6593 7211

Europe, Middle-East and Africa Headquarters

Tel: +49 898 780 672 80

India Headquarters

Tel: +91 80 28411633

Lineage Power reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Lineage Power DC-DC products are protected under various patents. Information on these patents is available at www.lineagepower.com/patents.

© 2009 Lineage Power Corporation, (Plano, Texas) All International Rights Reserved.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[OmniOn Power:](#)

[ATM020A0X3-SR](#)