

S-19312 Series

www.ablic.com

AUTOMOTIVE, 125°C OPERATION, 36 V INPUT, 400 mA VOLTAGE REGULATOR WITH RESET FUNCTION

© ABLIC Inc., 2017-2020 Rev.1.3_00

The S-19312 Series, developed by using high-withstand voltage CMOS technology, is a positive voltage regulator with the reset function, which has high-withstand voltage and high-accuracy output voltage. This IC has a built-in low on-resistance output transistor which provides a small dropout voltage and a large output current. Also, a built-in overcurrent protection circuit to limit overcurrent of the output transistor and a built-in thermal shutdown circuit to limit heat are included. High heat radiation TO-252-5S(A) and HSOP-8A packages enable high-density mounting.

ABLIC Inc. offers a "thermal simulation service" which supports the thermal design in conditions when our power management ICs are in use by customers. Our thermal simulation service will contribute to reducing the risk in the thermal design at customers' development stage.

ABLIC Inc. also offers FIT rate calculated based on actual customer usage conditions in order to support customer functional safety design.

Contact our sales representatives for details.

Caution This product can be used in vehicle equipment and in-vehicle equipment. Before using the product for these purposes, it is imperative to contact our sales representatives.

■ Features

Regulator block

• Output voltage: 3.0 V to 5.3 V, selectable in 0.1 V step

• Input voltage: 4.0 V to 36.0 V

• Output voltage accuracy: $\pm 2.0\%$ (T_i = -40°C to +150°C)

Dropout voltage: 120 mV typ. (5.0 V output product, I_{OUT} = 100 mA)
 Output current: Possible to output 400 mA (V_{IN} = V_{OUT(S)} + 1.0 V)*1
 Input and output capacitors: A ceramic capacitor of 2.2 μF or more can be used.

• Ripple rejection: 70 dB typ. (f = 100 Hz)

Built-in overcurrent protection circuit: Limits overcurrent of output transistor.
 Built-in thermal shutdown circuit: Detection temperature 170°C typ.

Detector block

• Detection voltage: 2.6 V to 5.0 V, selectable in 0.1 V step • Detection voltage accuracy: ± 100 mV ($T_j = -40$ °C to +150°C)

• Hysteresis width: 0.12 V min.

• Release delay time is adjustable*2: 18 ms typ. (C_{DLY} = 47 nF)

Overall

• Current consumption: During operation: $60 \mu A \text{ typ.}$, $95 \mu A \text{ max.}$ $(T_j = -40 \text{°C to } +150 \text{°C})$

• Operation temperature range: Ta = -40°C to +125°C

• Lead-free (Sn 100%), halogen-free

Withstand 45 V load dump

AEC-Q100 qualified*3

- *1. Please make sure that the loss of the IC will not exceed the power dissipation when the output current is large.
- *2. The release delay time can be adjusted by connecting C_{DLY} to the DLY pin.
- *3. Contact our sales representatives for details.

■ Applications


- Constant-voltage power supply and reset circuit for automotive electric component
- For automotive use (engine, transmission, suspension, ABS, related-devices for EV / HEV / PHEV, etc.)

■ Packages

- TO-252-5S(A)
- HSOP-8A

■ Block Diagram

2



*1. Parasitic diode


Figure 1

■ AEC-Q100 Qualified

This IC supports AEC-Q100 for the operation temperature grade 1. Contact our sales representatives for details of AEC-Q100 reliability specification.

■ Product Name Structure

1. Product name



- *1. Refer to the tape drawing.
- *2. Refer to "2. Product option list".

2. Product option list

Table 1 Output Voltage

| | Table 1 | • |
|-----------------------|---------|---|
| Set Output Voltage | Symbol | |
| 5.3 V | С | |
| 5.2 V | D | |
| 5.1 V | Е | |
| 5.0 V | F | |
| 4.9 V | G | |
| 4.8 V | Н | |
| 4.7 V | J | |
| 4.6 V | K | |
| 4.5 V | L | |
| 4.4 V | М | |
| 4.3 V | N | |
| 4.2 V | Р | |
| 4.2 V | Р | l |

| tput voitage | ĺ |
|-----------------------|--------|
| Set Output Voltage | Symbol |
| 4.1 V | Q |
| 4.0 V | R |
| 3.9 V | S |
| 3.8 V | Т |
| 3.7 V | U |
| 3.6 V | V |
| 3.5 V | W |
| 3.4 V | Х |
| 3.3 V | Υ |
| 3.2 V | Z |
| 3.1 V | 0 |
| 3.0 V | 1 |

Table 2 Detection Voltage

| Symbol |
|--------|
| F |
| G |
| Н |
| J |
| K |
| L |
| М |
| N |
| Р |
| Q |
| R |
| S |
| Т |
| |

| Set Detection Voltage | Symbol |
|--------------------------|--------|
| 3.7 V | U |
| 3.6 V | V |
| 3.5 V | W |
| 3.4 V | Χ |
| 3.3 V | Υ |
| 3.2 V | Ζ |
| 3.1 V | 0 |
| 3.0 V | 1 |
| 2.9 V | 2 |
| 2.8 V | 3 |
| 2.7 V | 4 |
| 2.6 V | 5 |

Remark Set output voltage ≥ Set detection voltage + 0.3 V

3. Packages

Table 3 Package Drawing Codes

| Package Name Dimension | | Tape | Reel | Land |
|------------------------|--------------|--------------|--------------|--------------|
| TO-252-5S(A) | VA005-A-P-SD | VA005-A-C-SD | VA005-A-R-SD | VA005-A-L-SD |
| HSOP-8A | FH008-A-P-SD | FH008-A-C-SD | FH008-A-R-SD | FH008-A-L-SD |

4. Product name list

Table 4


| Output Voltage | Detection Voltage | TO-252-5S(A) | HSOP-8A |
|---------------------|-----------------------------------|--------------------|--------------------|
| $3.3 \ V \pm 2.0\%$ | $2.9 \text{ V} \pm 0.1 \text{ V}$ | S-19312BY2A-V5T2U4 | S-19312BY2A-E8T1U4 |
| 5.0 V ± 2.0% | $2.9 \text{ V} \pm 0.1 \text{ V}$ | S-19312BF2A-V5T2U4 | S-19312BF2A-E8T1U4 |
| 5.0 V ± 2.0% | $4.2 \text{ V} \pm 0.1 \text{ V}$ | S-19312BFPA-V5T2U4 | S-19312BFPA-E8T1U4 |
| 5.0 V ± 2.0% | 4.6 V ± 0.1 V | S-19312BFKA-V5T2U4 | S-19312BFKA-E8T1U4 |

Remark Please contact our sales representatives for products other than the above.

4

■ Pin Configurations

1. TO-252-5S(A)




| | | Table 3 |
|---------|--------|--|
| Pin No. | Symbol | Description |
| 1 | VOUT | Voltage output pin (Regulator block) |
| 2 | DLY | Connection pin for release delay time adjustment capacitor |
| 3 | VSS | GND pin |
| 4 | RO | Reset output pin |
| 5 | VIN | Voltage input pin (Regulator block) |

Table 5

Figure 2

2. HSOP-8A



| Table 6 | | | | | |
|---------|--------|--|--|--|--|
| Pin No. | Symbol | Description | | | |
| 1 | VOUT | Voltage output pin (Regulator block) | | | |
| 2 | NC*2 | No connection | | | |
| 3 | VSS | GND pin | | | |
| 4 | DLY | Connection pin for release delay time adjustment capacitor | | | |
| 5 | RO | Reset output pin | | | |
| 6 | NC*2 | No connection | | | |
| 7 | NC*2 | No connection | | | |
| 8 | VIN | Voltage input pin (Regulator block) | | | |

Figure 3

- ***1.** Connect the heat sink of backside at shadowed area to the board, and set electric potential GND. However, do not use it as the function of electrode.
- *2. The NC pin is electrically open.

 The NC pin can be connected to the VDD pin or the VSS pin.

■ Absolute Maximum Ratings

Table 7

 $(T_j = -40^{\circ}C \text{ to } +150^{\circ}C \text{ unless otherwise specified})$

| Item | Symbol | Absolute Maximum Rating | Unit |
|-------------------------------|------------------|--|------|
| VIN pin voltage | Vin | $V_{SS} - 0.3$ to $V_{SS} + 45.0$ | V |
| VOUT pin voltage | Vout | $V_{SS} - 0.3 \text{ to } V_{IN} + 0.3 \le V_{SS} + 7.0$ | V |
| DLY pin voltage | V_{DLY} | $V_{SS} - 0.3$ to $V_{OUT} + 0.3 \le V_{SS} + 7.0$ | V |
| RO pin voltage | V _{RO} | $V_{SS} - 0.3$ to $V_{OUT} + 0.3 \le V_{SS} + 7.0$ | V |
| Output current | Гоит | 520 | mA |
| Junction temperature | Tj | -40 to +150 | °C |
| Operation ambient temperature | Topr | -40 to +125 | °C |
| Storage temperature | T _{stg} | -40 to +150 | °C |

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

■ Thermal Resistance Value

Table 8

| Item | Symbol | Condit | Condition | | Тур. | Max. | Unit |
|-----------------------------|--------|--------------|-----------|---|------|------|------|
| Junction-to-ambient thermal | | | Board A | - | 86 | - | °C/W |
| | | | Board B | _ | 60 | _ | °C/W |
| | | TO-252-5S(A) | Board C | 1 | 38 | - | °C/W |
| | θја | | Board D | 1 | 31 | 1 | °C/W |
| | | | Board E | 1 | 28 | 1 | °C/W |
| resistance*1 | | | Board A | - | 104 | - | °C/W |
| | | | Board B | _ | 74 | _ | °C/W |
| | | HSOP-8A | Board C | _ | 39 | - | °C/W |
| | | | Board D | _ | 37 | - | °C/W |
| | | | Board E | _ | 31 | _ | °C/W |

^{*1.} Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ **Power Dissipation**" and "**Test Board**" for details.

■ Recommended Operation Conditions

Table 9

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit |
|---|--------|------------------------------------|------|------|------|------|
| VIN pin voltage | VIN | _ | 4.0 | _ | 36.0 | V |
| VOUT pin voltage | Vouт | Detector block | 1.0 | _ | - | V |
| Input capacitance | CIN | _ | 2.2 | _ | - | μF |
| Output capacitance | CL | _ | 2.2 | _ | - | μF |
| Equivalent series resistance | Resr | Output capacitor (C _L) | I | _ | 50 | Ω |
| Release delay time adjustment capacitance*1 | CDLY | _ | 1 | 47 | - | nF |
| External pull-up resistance for output pin | Rext | _ | 3 | _ | _ | kΩ |

^{*1.} Refer to "2. Release delay time adjustment capacitor (C_{DLY})" in "■ Selection of External Parts" for the details.

- Caution 1. Generally a series regulator may cause oscillation, depending on the selection of external parts.

 Confirm that no oscillation occurs in the actual application using capacitors that meet the above C_{IN}, C_L, and R_{ESR}.
 - 2. Define the external pull-up resistance by sufficient evaluation including the temperature characteristics under the actual usage conditions.

■ Electrical Characteristics

1. Regulator block

Table 10

(V_{IN} = 13.5 V, T_j = -40°C to +150°C unless otherwise specified)

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit | Test Circuit |
|--|---|--|----------------------------|---------------------|----------------------------|------|-----------------|
| Output voltage*1 | V _{OUT(E)} | V _{IN} = 13.5 V, I _{OUT} = 30 mA | V _{OUT(S)} – 2.0% | V _{OUT(S)} | V _{OUT(S)} + 2.0% | V | 1 |
| Output current*2 | Іоит | $V_{IN} \ge V_{OUT(S)} + 1.0 \text{ V}$ | 400*7 | _ | _ | mA | 2 |
| Duamant valtage *3 | | I _{OUT} = 100 mA, Ta = +25°C, V _{OUT(S)} = 3.0 V to 5.3 V | _ | 120 | 200 | mV | 1 |
| Dropout voltage*3 | V _{drop} | I_{OUT} = 200 mA, Ta = +25°C, $V_{OUT(S)}$ = 3.0 V to 5.3 V | _ | 240 | 400 | mV | 1 |
| Line regulation*4 | $\frac{\Delta V_{OUT1}}{\Delta V_{IN} \bullet V_{OUT}}$ | $V_{OUT(S)} + 1.0 \text{ V} \le V_{IN} \le 36.0 \text{ V},$ $I_{OUT} = 30 \text{ mA}, \text{ Ta} = +25^{\circ}\text{C}$ | _ | 0.02 | 0.10 | %/V | 1 |
| Load regulation*5 | ΔV_{OUT2} | $V_{IN} = 13.5 \text{ V}, 100 \mu\text{A} \le I_{OUT} \le 100 \text{ mA},$ $Ta = +25^{\circ}\text{C}$ | _ | 20 | 40 | mV | 1 |
| Input voltage | V _{IN} | _ | 4.0 | _ | 36.0 | ٧ | _ |
| Ripple rejection | RR | $V_{IN} = 13.5 \text{ V}, I_{OUT} = 30 \text{ mA},$ $f = 100 \text{ Hz}, \Delta V_{rip} = 1.0 \text{ V}_{p-p}$ | _ | 70 | _ | dB | 3 |
| Limit current*6 | I _{LIM} | $V_{IN} = V_{OUT(S)} + 1.0 \text{ V}, V_{OUT} = 1.2 \text{ V},$ $Ta = +25^{\circ}C$ | 480 | 700 | 950 | mA | 2 |
| Short-circuit current | I _{short} | $V_{IN} = 13.5 \text{ V}, V_{OUT} = 0 \text{ V}, Ta = +25^{\circ}\text{C}$ | 55 | 105 | 145 | mA | 2 |
| Thermal shutdown detection temperature | T _{SD} | Junction temperature | _ | 170 | _ | °C | _ |
| Thermal shutdown release temperature | Tsr | Junction temperature | - | 135 | - | °C | - |

^{*1.} The accuracy is guaranteed when the input voltage, output current, and temperature satisfy the conditions listed above.

V_{OUT(S)}: Set output voltage V_{OUT(E)}: Actual output voltage

- *2. The output current when increasing the output current gradually until the output voltage has reached the value of 95% of V_{OUT(E)}.
- *3. The difference between input voltage (V_{IN1}) and the output voltage when decreasing input voltage (V_{IN}) gradually until the output voltage has dropped out to the value of 98% of output voltage (V_{OUT3}).

 V_{drop} : $V_{IN1} - (V_{OUT3} \times 0.98)$

 V_{OUT3} : Output voltage when $V_{IN} = V_{OUT(S)} + 1.0 \text{ V}$

- ***4.** The dependency of the output voltage against the input voltage. The value shows how much the output voltage changes due to a change in the input voltage while keeping output current constant.
- *5. The dependency of the output voltage against the output current. The value shows how much the output voltage changes due to a change in the output current while keeping input voltage constant.
- *6. The current limited by overcurrent protection circuit.
- *7. Due to limitation of the power dissipation, this value may not be satisfied. Attention should be paid to the power dissipation when the output current is large.

This specification is guaranteed by design.

2. Detector block

Table 11

 $(V_{IN} = 13.5 \text{ V}, T_i = -40 ^{\circ}\text{C} \text{ to } +150 ^{\circ}\text{C} \text{ unless otherwise specified})$

| | | (*114 : 5:5 * | , .] | | o arnoco o | | |
|--------------------------|-------------------|--|-------------------------------|----------------------|----------------------------|------|-----------------|
| ltem | Symbol | Condition | Min. | Тур. | Max. | Unit | Test Circuit |
| Detection voltage*1 | -V _{DET} | - | -V _{DET(S)} - 0.1 | -V _{DET(S)} | -V _{DET(S)} + 0.1 | ٧ | 4 |
| Hysteresis width*2 | V _{HYS} | _ | 120 | 150 | _ | mV | 4 |
| Reset output voltage "H" | V _{ROH} | - | V _{OUT(S)} × 0.9 | _ | _ | ٧ | 4 |
| Reset output voltage "L" | V _{ROL} | $V_{\text{OUT}} \ge 1.0 \text{ V}, \text{ R}_{\text{extR}} \ge 3 \text{ k}\Omega,$ Connected to VOUT pin | _ | 0.2 | 0.4 | V | 4 |
| Reset pull-up resistance | R _{RO} | VOUT pin internal resistance | 20 | 30 | 45 | kΩ | _ |
| Reset output current | I _{RO} | $V_{RO} = 0.4 \text{ V}, V_{OUT} = -V_{DET(S)} - 0.1 \text{ V}$ | 3.0 | _ | _ | mA | 5 |
| Release delay time*3 | t _{rd} | C _{DLY} = 47 nF | 11 | 18 | 25 | ms | 4 |
| Reset reaction time*4 | t _{rr} | C _{DLY} = 47 nF | _ | _ | 50 | μs | 4 |

^{*1.} The voltage at which the output of the RO pin turns to "L". The accuracy is guaranteed when the input voltage and temperature satisfy the listed conditions above.

- -V_{DET(S)}: Set detection voltage
- -V_{DET}: Actual detection voltage
- *2. The voltage difference between the detection voltage $(-V_{DET})$ and the release voltage $(+V_{DET})$. The relation between the actual output voltage $(V_{OUT(E)})$ of the regulator block and the actual release voltage $(+V_{DET} = -V_{DET} + V_{HYS})$ of the detector block is as follows.

$$V_{OUT(E)} > +V_{DET}$$

- *3. The time from when V_{OUT} exceeds +V_{DET} to when the RO pin output inverts (Refer to **Figure 4**). This value changes according to the release delay time adjustment capacitor (C_{DLY}).
 - The time period from when V_{OUT} changes to $+V_{DET} \rightarrow V_{OUT(S)}$ to when V_{RO} reaches V_{OUT} / 2.
- *4. The time from when V_{OUT} falls below $-V_{DET}$ to when the RO pin output inverts (Refer to **Figure 5**). The time period from when V_{OUT} changes to $V_{OUT}(s) \rightarrow -V_{DET}$ to when V_{RO} reaches V_{OUT} / 2.




Figure 4 Release Delay Time

Figure 5 Reset Reaction Time


4. Overall

Table 12

 $(V_{IN} = 13.5 \text{ V}, T_j = -40^{\circ}\text{C to} +150^{\circ}\text{C unless otherwise specified})$

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit | Test Circuit |
|--------------------------------------|------------------|---|------|------|------|------|-----------------|
| Current consumption during operation | Iss ₁ | V _{IN} = 13.5 V, I _{OUT} = 0 mA | - | 60 | 95 | μΑ | 6 |

■ Test Circuits



■ Standard Circuit




Figure 12

- * **1.** C_{IN} is a capacitor for stabilizing the input.
- *2. C_L is a capacitor for stabilizing the output. A ceramic capacitor of 2.2 μF or more can be used.
- *3. C_{DLY} is the release delay time adjustment capacitor.
- *4. R_{ext} is the external pull-up resistor for the reset output pin.

 Connection of the external pull-up resistor is not absolutely essential since the S-19312 Series has a built-in pull-up resistor.

Caution The above connection diagram and constants will nt guarantee successful operation. Perform thorough evaluation using an actual application to set the constants.

■ Selection of External Parts

1. Input and output capacitors (C_{IN}, C_L)

The S-19312 Series requires C_L between the VOUT pin and the VSS pin for phase compensation. Operation is stabilized by a ceramic capacitor with an output capacitance of 2.2 μF or more over the entire temperature range. When using an OS capacitor, a tantalum capacitor, or an aluminum electrolytic capacitor, the capacitance must be 2.2 μF or more, and the ESR must be 50 Ω or less.

The values of output overshoot and undershoot, which are transient response characteristics, vary depending on the value of the output capacitor.

The required value of capacitance for the input capacitor differs depending on the application.

Caution Define the capacitance of C_{IN} and C_L by sufficient evaluation including the temperature characteristics under the actual usage conditions.

2. Release delay time adjustment capacitor (CDLY)

In the S-19312 Series, the release delay time adjustment capacitor (C_{DLY}) is necessary between the DLY pin and the VSS pin to adjust the release delay time (t_{rd}) of the detector.

The set release delay time $(t_{rd(S)})$ is calculated by using the following equation.

The release delay time (t_{rd}) at the time of the condition of C_{DLY} = 47 nF is shown in "■ Electrical Characteristics".

$$t_{\text{rd(S)}} \text{ [ms]} = t_{\text{rd}} \text{ [ms]} \times \frac{C_{\text{DLY}} \text{ [nF]}}{47 \text{ [nF]}}$$

- Caution 1. The above equation will not guarantee successful operation. Perform thorough evaluation including the temperature characteristics using an actual application to set the constants.
 - Mounted board layout should be made in such a way that no current flows into or flows from the DLY pin since the impedance of the DLY pin is high, otherwise correct delay time and monitoring time may not be provided.
 - 3. Select C_{DLY} whose leakage current can be ignored against the built-in constant current (5.0 μ A typ.). The leakage current may cause deviation in delay time and monitoring time. When the leakage current is larger than the built-in constant current, no release takes place.
 - 4. Deviations of C_{DLY} are not included in the equation mentioned above. Be sure to determine the constants considering the deviation of C_{DLY} to be used.

Operation

1. Regulator block

1. 1 Basic operation

Figure 13 shows the block diagram of the regulator in the S-19312 Series.

The error amplifier compares the reference voltage (V_{ref}) with feedback voltage (V_{fb}), which is the output voltage resistance-divided by feedback resistors (R_s and R_f). It supplies the gate voltage necessary to maintain the constant output voltage which is not influenced by the input voltage and temperature change, to the output transistor.




Figure 13

1. 2 Output transistor

In the S-19312 Series, a low on-resistance P-channel MOS FET is used as the output transistor.

Be sure that V_{OUT} does not exceed $V_{IN} + 0.3$ V to prevent the voltage regulator from being damaged due to reverse current flowing from the VOUT pin through a parasitic diode to the VIN pin, when the potential of V_{OUT} became higher than V_{IN} .

1. 3 Overcurrent protection circuit

The S-19312 Series includes an overcurrent protection circuit which having the characteristics shown in "1. 1 Output voltage vs. Output current (When load current increases) (Ta = +25°C)" of "1. Regulator block" in "■ Characteristics (Typical Data)", in order to limit an excessive output current and overcurrent of the output transistor due to short-circuiting between the VOUT pin and the VSS pin. The current when the output pin is short-circuited (I_{short}) is internally set at 105 mA typ., and the load current when short-circuiting is limited based on this value. The output voltage restarts regulating if the output transistor is released from overcurrent status.

Caution This overcurrent protection circuit does not work as for thermal protection. If this IC long keeps short circuiting, pay attention to the conditions of input voltage and load current so that, under the usage conditions including short circuit, the loss of the IC will not exceed power dissipation.

1. 4 Thermal shutdown circuit

The S-19312 Series has a thermal shutdown circuit to limit self-heating. When the junction temperature rises to 170°C typ., the thermal shutdown circuit operates to stop regulating. After that, when the junction temperature drops to 135°C typ., the thermal shutdown circuit is released to restart regulating.

Due to self-heating of the S-19312 Series, if the thermal shutdown circuit starts operating, it stops regulating so that the output voltage drops. For this reason, self-heating is limited and the IC's temperature drops.

When the temperature drops, the thermal shutdown circuit is released to restart regulating, thus self-heating is generated again due to rising of the output voltage. Repeating this procedure makes the waveform of the VOUT pin output into a pulse-like form. This phenomenon continues unless decreasing either or both of the input voltage and the output current in order to reduce the internal power consumption, or decreasing the ambient temperature. Note that the product may suffer physical damage such as deterioration if the above phenomenon occurs continuously.

Table 13

| Thermal Shutdown Circuit | VOUT Pin Voltage |
|--------------------------|-----------------------|
| Detect: 170°C typ.*1 | V _{SS} level |
| Release: 135°C typ.*1 | Set value |

^{*1.} Junction temperature

2. Detector block

2. 1 Basic operation

- (1) When the output voltage (V_{OUT}) of the regulator is release voltage $(+V_{DET})$ of the detector or higher, the Nch transistor (N1 and N2) are turned off and "H" is output to the RO pin. Since the Pch transistor (P1) is turned on, the input voltage to the comparator (C1) is $\frac{R_B \bullet V_{OUT}}{R_A + R_B}$.
- (2) Even if V_{OUT} decreases to $+V_{DET}$ or lower, "H" is output to the RO pin when V_{OUT} is the detection voltage $(-V_{DET})$ or higher. When V_{OUT} decreases to $-V_{DET}$ (point A in **Figure 15**) or lower, N1 which is controlled by C1 is turned on, and C_{DLY} is discharged. If the DLY pin voltage (V_{DLY}) decreases to the lower reset timing threshold voltage (V_{DRL}) or lower, N2 of output stage of C2 is turned on, and then "L" is output to the RO pin. At this time, P1 is turned off, and the input voltage to C1 is $\frac{R_B \bullet V_{OUT}}{R_A + R_B + R_C}$.
- (3) If Vout further decreases to the IC's minimum operation voltage or lower, the RO pin output is "H".
- (4) When V_{OUT} increases to the IC's minimum operation voltage or higher, "L" is output to the RO pin. Moreover, even if V_{OUT} exceeds $-V_{DET}$, the output is "L" when V_{OUT} is lower than $+V_{DET}$.
- (5) When V_{OUT} increases to +V_{DET} (point B in **Figure 15**) or higher, N1 is turned off and C_{DLY} is charged. N2 is turned off if V_{DLY} increases to the upper timing threshold voltage (V_{DU}) or higher, and "H" is output to the RO pin.




Figure 14 Operation of Detector Block




Figure 15 Timing Chart of Detector Block

2. 2 Delay circuit

When the output voltage (V_{OUT}) of the regulator rises under the status that "L" is output to the RO pin, the reset release signal is output to the RO pin later than when V_{OUT} becomes $+V_{DET}$. The release delay time (t_{rd}) changes according to C_{DLY} . Refer to "2. Release delay time adjustment capacitor (C_{DLY}) " in " \blacksquare Selection of External Parts" for details.

In addition, if the time from when V_{OUT} decreases to $-V_{DET}$ or lower to when V_{OUT} increases to $+V_{DET}$ or higher is significantly shorter compared to the length of the reset reaction time (t_{rr}) , V_{DLY} may not decrease to V_{DRL} or lower. In that case, "H" output remains in the RO pin. Refer to "2. 9 Reset reaction time vs. Release delay time adjustment capacitance" in " \blacksquare Characteristics (Typical Data)" for the details.

Caution Since t_{rd} depends on the charge time of C_{DLY} , t_{rd} may be shorter than the set value if the charge operation is initiated under the condition that a residual electric charge is left in C_{DLY} .

2. 3 Output circuit

Since the RO pin has a built-in resistor to pull up to the VOUT pin internally, the RO pin can output a signal without an external pull-up resistor

Do not connect to the pin other than VOUT pin when connecting an external pull-up resistor.

Caution Define the external pull-up resistance by sufficient evaluation including the temperature characteristics under the actual usage conditions.

■ Timing Chart




Figure 16 Example of Detector Operation

■ Precautions

- Wiring patterns for the VIN pin, the VOUT pin and GND should be designed so that the impedance is low. When mounting an output capacitor between the VOUT pin and the VSS pin (C_L) and an input capacitor between the VIN pin and the VSS pin (C_{IN}), the distance from the capacitors to these pins should be as short as possible.
- Note that generally the output voltage may increase when a series regulator is used at low load current (0.1 mA or less).
- Note that generally the output voltage may increase due to the leakage current from an output transistor when a series regulator is used at high temperature.
- Generally a series regulator may cause oscillation, depending on the selection of external parts. The following conditions are recommended for the S-19312 Series. However, be sure to perform sufficient evaluation under the actual usage conditions for selection, including evaluation of temperature characteristics. Refer to "4. Example of equivalent series resistance vs. Output current characteristics (Ta = −40°C to +125°C)" in "■ Reference Data" for the equivalent series resistance (R_{ESR}) of the output capacitor.


Input capacitor (C_{IN}): 2.2 μF or more Output capacitor (C_L): 2.2 μF or more


- In a series regulator, generally the values of overshoot and undershoot in the output voltage vary depending on the
 variation factors of power-on, power supply fluctuation and load fluctuation, or output capacitance.
 Determine the conditions of the output capacitor after sufficiently evaluating the temperature characteristics of
 overshoot or undershoot in the output voltage with the actual device.
- The voltage regulator may oscillate when the impedance of the power supply is high and the input capacitance is small or an input capacitor is not connected.
- Overshoot may occur in the output voltage momentarily if the voltage is rapidly raised at power-on or when the power supply fluctuates. Sufficiently evaluate the output voltage at that time with the actual device.
- If the VOUT pin is steeply shorted with GND, a negative voltage exceeding the absolute maximum ratings may occur
 to the VOUT pin due to resonance of the wiring inductance and the output capacitance in the application. The
 negative voltage can be limited by inserting a protection diode between the VOUT pin and the VSS pin or inserting a
 series resistor to the output capacitor.
- The application conditions for the input voltage, the output voltage, and the load current should not exceed the power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- In determining the output current, attention should be paid to the output current value specified in **Table 10** in **"■ Electrical Characteristics"** and footnote *7 of the table.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

■ Characteristics (Typical Data)


1. Regulator block


1. 1 Output voltage vs. Output current (When load current increases) (Ta = +25°C)







1. 2 Output voltage vs. Input voltage (Ta = +25°C)







1. 3 Dropout voltage vs. Output current






1. 4 Dropout voltage vs. Junction temperature






1. 5 Output voltage vs. Junction temperature

1. 5. 1 Vout = 3.3 V




1. 5. 2 V_{OUT} = 5.0 V




1. 6 Ripple rejection (Ta = +25°C)

1. 6. 1 V_{OUT} = 3.3 V




1. 6. 2 V_{OUT} = 5.0 V




2. Detector block


2. 1 Detection voltage, Release voltage vs. Junction temperature




2. 1. 2 -V_{DET} = 4.7 V



2. 2 Hysteresis width vs. Junction temperature





2. 2. 2 -V_{DET} = 4.7 V




20 ABLIC Inc.

2. 3 Reset output current vs. VDS






2. 4 Reset output current vs. Output voltage




2. 4. 2 -V_{DET} = 4.7 V




2. 5 RO pin voltage vs. Output voltage

2. 5. 1
$$-V_{DET} = 2.6 \text{ V}$$




2. 5. 2 $-V_{DET} = 4.7 \text{ V}$




 $\begin{array}{ll} \textbf{Remark} & I_{RO} : \text{ Nch transistor output current} \\ & V_{RO} : \text{ Nch transistor output voltage} \end{array}$


 V_{DS} : Drain-to-source voltage of Nch transistor


2. 6 Release delay time vs. Junction temperature







2. 7 Release delay time vs. Release delay time adjustment capacitance







2. 8 Reset reaction time vs. Junction temperature





2. 9 Reset reaction time vs. Release delay time adjustment capacitance







22 ABLIC Inc.

3. Overall


3. 1 Current consumption during operation vs. input voltage






3. 2 Current consumption during operation vs. Output current


3. 2. 1 V_{OUT} = 3.3 V, -V_{DET} = 2.6 V






3. 3 Current consumption during operation vs. Junction temperature

3. 3. 1 V_{OUT} = 3.3 V, -V_{DET} = 2.6 V





3. 3. 2 V_{OUT} = 5.0 V, -V_{DET} = 4.7 V




■ Reference Data


1. Characteristics of input transient response (Ta = +25°C)






2. Characteristics of load transient response (Ta = +25°C)







3. Load dump characteristics (Ta = +25°C)



4. Example of equivalent series resistance vs. Output current characteristics (Ta = -40°C to +125°C)






*1. C_L: Murata Manufacturing Co., Ltd. GCM31CR71H225K (2.2 μF)

Figure 17 Figure 18


24 ABLIC Inc.

■ Power Dissipation

TO-252-5S(A)



| Н | S | 0 | Р | -8 | Α |
|---|---|---|---|----|---|
| | | | | | |





| Board | Power Dissipation (P _D) |
|-------|-------------------------------------|
| Α | 1.45 W |
| В | 2.08 W |
| С | 3.29 W |
| D | 4.03 W |
| E | 4.46 W |

| Board | Power Dissipation (P _D) |
|-------|-------------------------------------|
| Α | 1.20 W |
| В | 1.69 W |
| С | 3.21 W |
| D | 3.38 W |
| E | 4.03 W |

TO-252-5S Test Board


(1) Board A






| Item | | Specification |
|-----------------------------|---|---|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 2 |
| | 1 | Land pattern and wiring for testing: t0.070 |
| Coppor foil lover [mm] | 2 | - |
| Copper foil layer [mm] | 3 | - |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | - |

(2) Board B



| Item | | Specification |
|-----------------------------|---|---|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 4 |
| | 1 | Land pattern and wiring for testing: t0.070 |
| Copper foil layer [mm] | 2 | 74.2 x 74.2 x t0.035 |
| Copper foil layer [mm] | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | - |

(3) Board C




| Item | | Specification |
|-----------------------------|---|---|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 4 |
| | 1 | Land pattern and wiring for testing: t0.070 |
| Copper foil layer [mm] | 2 | 74.2 x 74.2 x t0.035 |
| Copper foil layer [min] | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | Number: 4 Diameter: 0.3 mm |




No. TO252-5S-A-Board-SD-1.0

TO-252-5S Test Board


(4) Board D





| Item | | Specification |
|-----------------------------|---|--|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 4 |
| | 1 | Pattern for heat radiation: 2000mm ² t0.070 |
| Coppor foil layer [mm] | 2 | 74.2 x 74.2 x t0.035 |
| Copper foil layer [mm] | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | - |

(5) Board E




| Item | | Specification |
|-----------------------------|---|--|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 4 |
| Copper foil layer [mm] | 1 | Pattern for heat radiation: 2000mm ² t0.070 |
| | 2 | 74.2 x 74.2 x t0.035 |
| Copper foil layer [min] | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | Number: 4 Diameter: 0.3 mm |



No. TO252-5S-A-Board-SD-1.0

HSOP-8A Test Board


(1) Board A





| Item | | Specification |
|-----------------------------|---|---|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 2 |
| | 1 | Land pattern and wiring for testing: t0.070 |
| Copper foil layer [mm] | 2 | - |
| Copper foil layer [min] | 3 | - |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | - |

(2) Board B



| Item | | Specification | |
|-----------------------------|---|---|--|
| Size [mm] | | 114.3 x 76.2 x t1.6 | |
| Material | | FR-4 | |
| Number of copper foil layer | | 4 | |
| Copper foil layer [mm] | 1 | Land pattern and wiring for testing: t0.070 | |
| | 2 | 74.2 x 74.2 x t0.035 | |
| | 3 | 74.2 x 74.2 x t0.035 | |
| | 4 | 74.2 x 74.2 x t0.070 | |
| Thermal via | | - | |

(3) Board C



| Item | | Specification | |
|-----------------------------|---|---|--|
| Size [mm] | | 114.3 x 76.2 x t1.6 | |
| Material | | FR-4 | |
| Number of copper foil layer | | 4 | |
| Copper foil layer [mm] | 1 | Land pattern and wiring for testing: t0.070 | |
| | 2 | 74.2 x 74.2 x t0.035 | |
| | 3 | 74.2 x 74.2 x t0.035 | |
| | 4 | 74.2 x 74.2 x t0.070 | |
| Thermal via | | Number: 4 Diameter: 0.3 mm | |





enlarged view

No. HSOP8A-A-Board-SD-1.0

HSOP-8A Test Board

(4) Board D





| Item | | Specification | |
|-----------------------------|---|--|--|
| Size [mm] | | 114.3 x 76.2 x t1.6 | |
| Material | | FR-4 | |
| Number of copper foil layer | | 4 | |
| Copper foil layer [mm] | 1 | Pattern for heat radiation: 2000mm2 t0.070 | |
| | 2 | 74.2 x 74.2 x t0.035 | |
| | 3 | 74.2 x 74.2 x t0.035 | |
| | 4 | 74.2 x 74.2 x t0.070 | |
| Thermal via | | - | |

(5) Board E




| Item | | Specification | |
|-----------------------------|---|--|--|
| Size [mm] | | 114.3 x 76.2 x t1.6 | |
| Material | | FR-4 | |
| Number of copper foil layer | | 4 | |
| Common fail layer [man] | 1 | Pattern for heat radiation: 2000mm ² t0.070 | |
| | 2 | 74.2 x 74.2 x t0.035 | |
| Copper foil layer [mm] | 3 | 74.2 x 74.2 x t0.035 | |
| | 4 | 74.2 x 74.2 x t0.070 | |
| Thermal via | | Number: 4 Diameter: 0.3 mm | |




enlarged view


No. HSOP8A-A-Board-SD-1.0



No. VA005-A-P-SD-2.0


| TITLE | TO-252-5S-A-PKG Dimensions | |
|------------|----------------------------|--|
| No. | VA005-A-P-SD-2.0 | |
| ANGLE | \oplus | |
| UNIT | mm | |
| | | |
| | | |
| | | |
| ABLIC Inc. | | |






No. VA005-A-C-SD-1.0


| TITLE | TO-252-5S-A-Carrier Tape | |
|------------|--------------------------|--|
| No. | VA005-A-C-SD-1.0 | |
| ANGLE | | |
| UNIT | mm | |
| | | |
| | | |
| | | |
| ABLIC Inc. | | |






No. VA005-A-R-SD-1.0


| TITLE | TO-252 | -5S-A-R | eel |
|-------|--------|---------|-------|
| No. | VA005 | -A-R-SD |)-1.0 |
| ANGLE | | QTY. | 4,000 |
| UNIT | mm | | |
| | | | |
| | | | |
| | | | |
| | ABLIC | Inc. | |



No. VA005-A-L-SD-1.0


| TITLE | TO-252-5S-A -Land Recommendation | | |
|-------|-------------------------------------|--|--|
| No. | VA005-A-L-SD-1.0 | | |
| ANGLE | | | |
| UNIT | mm | | |
| | | | |
| | | | |
| | ABLIC Inc. | | |






No. FH008-A-P-SD-2.0

| TITLE | HSOP8A-A-PKG Dimensions | | |
|-------|-------------------------|--|--|
| No. | FH008-A-P-SD-2.0 | | |
| ANGLE | \$ =1 | | |
| UNIT | mm | | |
| | | | |
| | | | |
| | | | |
| | ABLIC Inc. | | |




No. FH008-A-C-SD-1.0

| TITLE | HSOP8A-A-Carrier Tape | | |
|-------|-----------------------|--|--|
| No. | FH008-A-C-SD-1.0 | | |
| ANGLE | | | |
| UNIT | mm | | |
| | | | |
| | | | |
| | | | |
| | ABLIC Inc. | | |




Enlarged drawing in the central part



No. FH008-A-R-SD-1.0

| TITLE | HSOP | 8A-A-Re | el |
|------------|-------|-----------|-------|
| No. | FH008 | -A-R-SD-1 | .0 |
| ANGLE | | QTY. | 4,000 |
| UNIT | mm | | |
| | | | |
| | | | |
| | | | |
| ABLIC Inc. | | | |



No. FH008-A-L-SD-1.0

| TITLE | HSOP8A-A -Land Recommendation | | |
|-------|-------------------------------|--|--|
| No. | FH008-A-L-SD-1.0 | | |
| ANGLE | | | |
| UNIT | mm | | |
| | | | |
| | | | |
| | | | |
| | ABLIC Inc. | | |

Disclaimers (Handling Precautions)

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
 - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ABLIC:

<u>S-19312BFPA-V5T2U4</u> <u>S-19312BFKA-V5T2U4</u> <u>S-19312BF2A-E8T1U4</u> <u>S-19312BF2A-V5T2U4</u> <u>S-19312BFKA-E8T1U4</u> <u>S-19312BFPA-E8T1U4</u> <u>S-19312BFYA-E8T1U4</u> <u>S-19312BFYA-E8TIU4</u> <u>S-19312BFYA-E8TIU4</u> <u>S-19312BFYA-E8TIU4</u> <u>S-19312BFYA-E8TIU4</u> <u>S-19312BFYA-E8TIU4</u> <u>S-19312BFYA-E8TIU4</u> <u>S-19312BFYA-E8TIU4</u>