



DGD05062

HIGH FREQUENCY HALF-BRIDGE GATE DRIVER WITH PROGRAMMABLE DEADTIME IN W-DFN3030-10

Description

The DGD05062 is a high-frequency half-bridge gate driver capable of driving N-channel MOSFETs in a half-bridge configuration. The floating high-side driver is rated up to 50V.

The DGD05062 logic inputs are compatible with standard TTL and CMOS levels (down to 3.3V) to interface easily with MCUs. UVLO for high-side and low-side will protect a MOSFET with loss of supply. To protect MOSFETs, cross conduction prevention logic prevents the HO and LO outputs being on at the same time.

Fast and well-matched propagation delays allow a higher switching frequency, enabling a smaller, more compact power switching design using smaller associated components. The DGD05062 is offered in the W-DFN3030-10 package and operates over an extended -40°C to +125°C temperature range.

Applications

- DC-DC Converters
- Motor Controls
- Battery Powered Hand Tools
- eCig Devices
- Class D Power Amplifiers

Features

- 50V Floating High-side Driver
- Drives Two N-channel MOSFETs in a Half-bridge Configuration
- 1.25A Source / 2.0A Sink Output Current Capability
- Undervoltage Lockout for High-side and Low-side Drivers
- Programmable Deadtime to Protect MOSFETs
- Logic Input (IN and EN) 3.3V Capability
- Ultra Low Standby Currents (<1µA)
- Extended Temperature Range: -40°C to +125°C
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.


https://www.diodes.com/quality/product-definitions/

Mechanical Data


- Case: W-DFN3030-10 (Type TH)
- Case Material: Molded Plastic. "Green" Molding Compound.
 UL Flammability Classification Rating 94V-0

W-DFN3030-10

- Moisture Sensitivity: Level 3 per J-STD-020
- Terminals: Finish Matte Tin Finish. Solderable per MIL-STD-202, Method 208 (3)
- Weight: 0.017 grams (Approximate)







Top View

Bottom View

Ordering Information (Note 4)

	_				
Part Number		Marking Code	Reel Size (inches)	Tape Width (mm)	Quantity per Reel
DGD05062FN-7		DGD05062	7	8	3,000

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. For packaging details, go to our website at https://www.diodes.com/design/support/packaging/diodes-packaging/.


Marking Information



DGD05062 = Product Type Marking Code YY = Year (ex: 21 = 2021) WW = Week (01 to 53)



Pin Diagrams




Top View: W-DFN3030-10

Pin Descriptions

Pin Number	Pin Name	Function
1	Vcc	Low-Side and Logic Supply
2	V _B	High-Side Floating Supply
3	НО	High-Side Gate Drive Output
4	Vs	High-Side Floating Supply Return
5	NC	No connection (No Internal Connection)
6	DT	Deadtime Control
7	EN	Logic Input Enable, a Logic Low turns off Gate Driver
8	IN	Logic Input for High-Side and Low-Side Gate Driver Outputs (HO and LO), in Phase with HO
9	COM	Low-Side and Logic Return
10	LO	Low-Side Gate Drive Output
PAD	Substrate	Connect to COM on PCB

Functional Block Diagram





Absolute Maximum Ratings (@TA = +25°C, unless otherwise specified.)

Characteristic	Symbol	Value	Unit
High-Side Floating Positive Supply Voltage	V _B	-0.3 to +50	V
High-Side Floating Negative Supply Voltage	Vs	V _B -14 to V _B +0.3	V
High-Side Floating Output Voltage	Vно	Vs-0.3 to V _B +0.3	V
Offset Supply Voltage Transient	dVs / dt	50	V/ns
Logic and Low-Side Fixed Supply Voltage	Vcc	-0.3 to +15	V
Low-Side Output Voltage	VLO	-0.3 to V _{CC} +0.3	V
Logic Input Voltage (IN and EN)	V _{IN}	-0.3 to +15	V

Thermal Characteristics (@TA = +25°C, unless otherwise specified.)

Characteristic	Symbol	Value	Unit
Power Dissipation Linear Derating Factor (Note 5)	PD	0.4	W
Thermal Resistance, Junction to Ambient (Note 5)	Reja	64	°C/W
Thermal Resistance, Junction to Case (Note 5)	Rejc	42	°C/W
Operating Temperature	Tu	+150	
Lead Temperature (Soldering, 10s)	Ţ	+300	°C
Storage Temperature Range	Tstg	-55 to +150	

Note:

5. When mounted on a standard JEDEC 2-layer FR-4 board.

Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit
High-Side Floating Supply	VB	Vs + 8	Vs + 14	V
High-Side Floating Supply Offset Voltage	Vs	(Note 6)	50 (Note 7)	V
High-Side Floating Output Voltage	Vно	Vs	V _B	V
Logic and Low Side Fixed Supply Voltage	Vcc	8	14	V
Low-Side Output Voltage	V_{LO}	0	Vcc	V
Logic Input Voltage (IN and EN)	Vin	0	5	V
Ambient Temperature	T _A	-40	+125	°C

Notes:

- 6. Logic operation for V_S of -5V to +50V. Logic state held for V_S of -5V to -V_{BS}.
- 7. Provided V_B doesn't exceed absolute maximum rating of 50V.



DC Electrical Characteristics (V_{CC} = V_{BS} = 12V, COM = V_S = 0V, @T_A = +25°C, unless otherwise specified.) (Note 8)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Logic "1" Input Voltage	V _{IH}	2.4	_	_	V	_
Logic "0" Input Voltage	VIL	_	_	0.8	V	_
Enable Logic "1" Input Voltage	V _{ENIH}	1.5	_	_	V	_
Enable Logic "0" Input Voltage	V _{ENIL}	_	_	0.7	V	_
Input Voltage Hysteresis	VINHYS	_	0.6	_	V	⊢
High Level Output Voltage, V _{BIAS} - V _O	Voh	_	0.45	0.6	V	$I_{O+} = 100 \text{mA}$
Low Level Output Voltage, Vo	Vol	_	0.15	0.22	V	I _O - = 100mA
Offset Supply Leakage Current	ILK	_	10	50	μΑ	$V_B = V_S = 50V$
Vcc Shutdown Supply Current	Iccsd	_	0	1	μΑ	$V_{IN} = 0V \text{ or } 5V, V_{EN} = 0V$
Vcc Quiescent Supply Current	Iccq	-	0.32	0.5	mA	$V_{IN} = 0V \text{ or } 5V,$ $R_{DT} = 100k\Omega$
Vcc Operating Supply Current	ICCOP	1	2.1		mA	fs = 500kHz
V _{BS} Quiescent Supply Current	IBSQ	1	62	100	μΑ	V _{IN} = 0V or 5V
V _{BS} Operating Supply Current	I _{BSOP}	_	1.1		mA	$f_s = 500kHz$
Logic "1" Input Bias Current	I _{IN+}	-	25	60	μΑ	VIN = 5V
Logic "0" Input Bias Current	I _{IN} -		0	1	μΑ	VIN = 0V
V _{BS} Supply Undervoltage Positive Going Threshold	V _{BSUV+}	5.9	6.9	7.9	V	_
V _{BS} Supply Undervoltage Negative Going Threshold	V _{BSUV} -	5.6	6.6	7.6	V	_
V _{CC} Supply Undervoltage Positive Going Threshold	V _{CCUV+}	5.9	6.9	7.9	V	_
Vcc Supply Undervoltage Negative Going Threshold	Vccuv-	5.6	6.6	7.6	٧	_
Output High Short Circuit Pulsed Current	I _{O+}	0.9	1.25	l	Α	V _O = 0V, PW ≤ 10μs
Output Low Short Circuit Pulsed Current	lo-	1.5	2.0	_	Α	V _O = 15V, PW ≤ 10μs

Note: 8. The V_{IN} and I_{IN} parameters are applicable to the two logic pins: IN and EN. The V_O and I_O parameters are applicable to the respective output pins: HO and LO.

AC Electrical Characteristics (Vcc = VBS = 12V, COM = VS = 0V, CL = 1000pF, @TA = +25°C, unless otherwise specified.)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Turn-on Propagation Delay, HO & LO	ton	65	96	125	ns	$R_{DT} = 10k\Omega$
Tulli-on Propagation Delay, HO & LO		350	463	580	ns	$R_{DT} = 100k\Omega$
Turn-off Propagation Delay, HO & LO	toff	_	22	56	ns	_
Turn-on Rise Time	t _R	_	17	35	ns	_
Turn-off Fall Time	tF	_	12	25	ns	_
Delay Matching	tом	_	_	50	ns	_
Deading as here are 9 to 100 ft.	4	40	70	100	ns	$R_{DT} = 10k\Omega$
Deadtime: tpt Lo-но & tpt но-Lo	tot	300	430	560	ns	$R_{DT} = 100k\Omega$
Deadtime Matching	t _{MDT}	_	_	50	ns	$R_{DT} = 100k\Omega$



Timing Waveforms




Figure 1. Switching Time Waveform Definitions






Figure 2. Input / Output Timing Diagram




Typical Performance Characteristics (@TA = +25°C, unless otherwise specified.)




Turn-on Propagation Delay vs. Supply Voltage




Turn-off Propagation Delay vs. Supply Voltage




Rise Time vs. Supply Voltage



Turn-on Propagation Delay vs. Temperature




Turn-off Propagation Delay vs. Temperature




Rise Time vs. Temperature




Typical Performance Characteristics (continued)




Fall Time vs. Supply Voltage




Fall Time vs. Temperature




Quiescent Current vs. Supply Voltage



Quiescent Current vs. Temperature






Delay Matching vs. Temperature


20




Typical Performance Characteristics (continued)




Output Source Current vs. Supply Voltage







Logic Input Voltage vs. Supply Voltage



Output Source Current vs. Temperature




Output Sink Current vs. Temperature




Logic Input Voltage vs. Temperature




Typical Performance Characteristics (continued)




Enable Input Voltage vs. Supply Voltage







VCC UVLO vs. Temperature



Enable Input Voltage vs. Temperature



Deadtime vs. Temperature



Offset Supply Leakage Current vs. Temperature



Application Information

Bootstrap Capacitor Selection

The capacitance of the bootstrap capacitor should be high enough to provide the charge required by the gate of the high side MOSFET with only a minimal loss of voltage across it. As a general guideline, it is recommend to make sure the charge stored by the bootstrap capacitor is about 50 times more than the required gate charge at operating Vcc (usually about 10V to 12V).

The formula to calculate the change in VBS to provide a certain amount of gate charge is shown below;

Q = C * V where Q is the gate charge required by the external MOSFET to raise its gate voltage to 10V. C is the bootstrap capacitance and V is the voltage drop across the V_{BS}.

Example: To switch a high side MOSFET that requires 20nC of gate charge to raise its gate voltage to 10V, the capacitor size can be calculated as below;

 $Q_{G(MOSFET)} = C_{(BOOTSTRAP)} * \Delta V_{BS};$

ΔV_{BS} = voltage drop across the bootstrap capacitor while providing the required gate charge.

In this example, lets say the acceptable ΔV_{BS} is 200mV.

The required bootstrap capacitor for the job is;


 $C(BOOTSTRAP) = QG(MOSFET)/\Delta VBS = 20nC/200mV = 100nF$



Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.

W-DFN3030-10 (Type TH)




W-DFN3030-10 (Type TH)							
Dim							
Α	0.70	0.80	0.75				
A1	-	0.05	0.02				
A3	0.18	0.25	0.20				
b	0.18	0.30	0.25				
D	2.90	3.10	3.00				
D2	2.40	2.60	2.50				
е	0.50BSC						
e1		2.00BSC					
E	2.90	3.10	3.00				
E2	1.45	1.65	1.55				
h	0.20	0.30	0.25				
L	0.30	0.50	0.40				
All Dimensions in mm							

Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

W-DFN3030-10 (Type TH)



Dimensions	Value (in mm)			
С	0.500			
Х	0.300			
X1	2.300			
X2	2.600			
Υ	0.600			
Y1	3.300			
Y2	1.650			

Note: For high voltage applications, the appropriate industry sector guidelines should be considered with regards to creepage and clearance distances between device Terminals and PCB tracking.



IMPORTANT NOTICE

- 1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Diodes Incorporated:

DGD05062FN-7