



# 16-Mbit (512 K words × 32 bits) Static RAM

### **Features**

- High speed
  □ t<sub>AA</sub> = 10 ns
- Low active and standby current
  - ☐ I<sub>CC</sub> = 90 mA typical☐ I<sub>SB2</sub> = 20 mA typical☐
- Operating voltage range: 2.2 V to 3.6 V
- 1.0 V data retention
- Automatic power-down when deselected
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Available in Pb-free 119-ball plastic ball grid array (PBGA) package

### **Functional Description**

CY7C1062GN is a high-performance CMOS fast static RAM device. This device has three chip enables, giving easy memory expansion features.

To write to the device, take Chip Enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  LOW) and Write Enable ( $\overline{WE}$ ) input LOW. If Byte Enable A ( $\overline{B}_A$ ) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ). If Byte Enable B ( $\overline{B}_B$ ) is LOW, then data from I/O pins (I/O $_8$  through I/O $_1$ 5) is written into the location specified on the address pins ( $A_0$  through  $A_1$ 8). Likewise,  $\overline{B}_C$  and  $\overline{B}_D$  correspond with the I/O pins I/O $_1$ 6 to I/O $_2$ 3 and I/O $_2$ 4 to I/O $_3$ 1, respectively.

To read from the device, take Chip Enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  LOW) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable ( $\overline{WE}$ ) HIGH. If the first  $\overline{B}_A$  is LOW, then data from the memory location specified by the address pins appear on I/O $_0$  to I/O $_7$ . If  $\overline{B}_B$  is LOW, then data from memory appears on I/O $_8$  to I/O $_1$ 5. Likewise,  $\overline{B}_C$  and  $\overline{B}_D$  correspond to the third and fourth bytes. See Truth Table – CY7C1062GN on page 14 for a complete description of read and write modes.


The input and output pins (I/O $_0$  through I/O $_{31}$ ) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$ ,  $\overline{CE}_2$ , or  $\overline{CE}_3$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), the byte selects are disabled ( $\overline{B}_{A-D}$  HIGH), or during a write operation ( $\overline{CE}_1$ ,  $\overline{CE}_2$  and  $\overline{CE}_3$  LOW and  $\overline{WE}$  LOW).

CY7C1062GN is available in Pb-free 119-ball plastic ball grid array (PBGA) package.

For a complete list of related documentation, click here.



# **Logic Block Diagram - CY7C1062GN**





## **Contents**

Pin Configurations	4
Product Portfolio	
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table - CY7C1062GN	

Ordering Information	15
Ordering Code Definitions	
Package Diagram	
Acronyms	17
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC® Solutions	19
Cypress Developer Community	19
Technical Support	



# **Pin Configurations**

Figure 1. 119-ball PBGA Pinout (Top View) - CY7C1062GN<sup>[1]</sup>

	inguit in the same per transfer (reprised)						
	1	2	3	4	5	6	7
Α	I/O <sub>16</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	I/O <sub>0</sub>
В	I/O <sub>17</sub>	A <sub>18</sub>	A <sub>17</sub>	CE <sub>1</sub>	A <sub>16</sub>	A <sub>15</sub>	I/O <sub>1</sub>
С	I/O <sub>18</sub>	B <sub>c</sub>	CE <sub>2</sub>	NC	CE <sub>3</sub>	B <sub>a</sub>	I/O <sub>2</sub>
D	I/O <sub>19</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>3</sub>
E	I/O <sub>20</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>4</sub>
F	I/O <sub>21</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>5</sub>
G	I/O <sub>22</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>6</sub>
Н	I/O <sub>23</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>7</sub>
J	NC	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	NC
K	I/O <sub>24</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>8</sub>
L	I/O <sub>25</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>9</sub>
М	I/O <sub>26</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>10</sub>
N	I/O <sub>27</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>11</sub>
Р	I/O <sub>28</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>12</sub>
R	I/O <sub>29</sub>	A <sub>14</sub>	B <sub>d</sub>	NC	B <sub>b</sub>	A <sub>13</sub>	I/O <sub>13</sub>
Т	I/O <sub>30</sub>	A <sub>12</sub>	A <sub>11</sub>	WE	A <sub>10</sub>	A <sub>9</sub>	I/O <sub>14</sub>
U	I/O <sub>31</sub>	A <sub>8</sub>	A <sub>7</sub>	ŌE	A <sub>6</sub>	A <sub>5</sub>	I/O <sub>15</sub>

Figure 2. 119-ball PBGA Pinout (Top View) - CY7C1062GE<sup>[1]</sup>

	1	2	3	4	5	6	7
Α	I/O <sub>16</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	$A_0$	I/O <sub>0</sub>
В	I/O <sub>17</sub>	A <sub>18</sub>	A <sub>17</sub>	CE <sub>1</sub>	A <sub>16</sub>	A <sub>15</sub>	I/O <sub>1</sub>
С	I/O <sub>18</sub>	$\overline{B}_c$	CE <sub>2</sub>	NC	CE <sub>3</sub>	Ba	I/O <sub>2</sub>
D	I/O <sub>19</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>3</sub>
Е	I/O <sub>20</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>4</sub>
F	I/O <sub>21</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>5</sub>
G	I/O <sub>22</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>6</sub>
Н	I/O <sub>23</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>7</sub>
J	NC	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	NC
K	I/O <sub>24</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>8</sub>
L	I/O <sub>25</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>9</sub>
M	I/O <sub>26</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>10</sub>
N	I/O <sub>27</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>11</sub>
Р	I/O <sub>28</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>12</sub>
R	I/O <sub>29</sub>	A <sub>14</sub>	$\overline{B}_d$	NC	B <sub>b</sub>	A <sub>13</sub>	I/O <sub>13</sub>
Т	I/O <sub>30</sub>	A <sub>12</sub>	A <sub>11</sub>	WE	A <sub>10</sub>	A <sub>9</sub>	I/O <sub>14</sub>
U	I/O <sub>31</sub>	A <sub>8</sub>	A <sub>7</sub>	ŌE	A <sub>6</sub>	A <sub>5</sub>	I/O <sub>15</sub>

### Note

NC pins are not connected internally to the die.



# **Product Portfolio**

		Power Diss		sipation			
Product	Pango	V Pango (V)	Speed	Operating I <sub>CC</sub> , (mA) $f = f_{max}$		Standby, I <sub>SB2</sub> (mA)	
Product	Range V <sub>CC</sub>	V <sub>CC</sub> Range (V)	(ns)				
				<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max
CY7C1062GN30	Industrial	2.2 V-3.6 V	10	90	110	20	30

Notes
2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V and (for V<sub>CC</sub> range of 2.2 V–3.6 V), T<sub>A</sub> = 25 °C.



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature ......—65 °C to +150 °C Ambient temperature with

Supply voltage on  $V_{CC}$  relative to GND ......-0.5 V to  $V_{CC}$  + 0.5 V

DC voltage applied to outputs

in High Z State<sup>[3]</sup> ......-0.5 V to V<sub>CC</sub> + 0.5 V

DC input voltage  $^{[3]}$  ......–0.5 V to V  $_{\mbox{\footnotesize CC}}$  + 0.5 V

Current into outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	>2001 V
Latch up current	> 140 mA

## **Operating Range**

Grade	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	2.2 V to 3.6 V

### **DC Electrical Characteristics**

Over the Operating Range of -40 °C to 85 °C

Davamatav	Description		Took Conditions		10 ns			
Parameter	Desc	ription	Test Conditions		Min	Typ <sup>[4]</sup>	Max	Unit
		2.2 V to 2.7 V	$V_{CC}$ = Min, $I_{OH}$ = -1.0 m.	A	2.0	_	_	
V <sub>OH</sub>	Output HIGH Voltage	2.7 V to 3.0 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 m.	A	2.2			
	l	3.0 V to 3.6 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 m.	A	2.4	_	-	
V	Output LOW	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA		_	_	0.4	
V <sub>OL</sub>	Voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		_	_	0.4	V
V	Input HIGH Voltage	2.2 V to 2.7 V	_		2.0	_	V <sub>CC</sub> + 0.3	V
V <sub>IH</sub>		2.7 V to 3.6 V	_		2.0	-	V <sub>CC</sub> + 0.3	
V <sub>IL</sub>	Input LOW Voltage <sup>[3]</sup>	2.2 V to 2.7 V	_		-0.3	_	0.6	
	l	2.7 V to 3.6 V	_		-0.3	_	0.8	
I <sub>IX</sub>	Input Leakage	Current	$GND \le V_{IN} \le V_{CC}$		-1.0	_	+1.0	
I <sub>OZ</sub>	Output Leakag	e Current	GND $\leq$ V <sub>OUT</sub> $\leq$ V <sub>CC</sub> , Out	put disabled	-1.0	_	+1.0	μΑ
	Operating Sup	nly Current	$V_{CC} = Max, I_{OUT} = 0 mA,$	f = 100 MHz	_	90.0	110.0	
I <sub>CC</sub>	Operating Sup	ply Current	CMOS levels	f = 66.7 MHz	_	70.0	80.0	
I <sub>SB1</sub>	Automatic CE Current – TTL		$\begin{array}{c} \text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}}^{[5]}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \end{array}$	= f <sub>MAX</sub>	-	-	40.0	mA
I <sub>SB2</sub>	Automatic CE   Current – CMC		$\begin{array}{c} \text{Max V}_{CC}, \ \overline{\text{CE}} \geq \text{V}_{CC} - 0. \\ \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.2 \ \text{V or V}_{\text{IN}} \end{array}$	2 V <sup>[5]</sup> , ≤ 0.2 V, f = 0	-	20.0	30.0	

### Notes

Document Number: 002-13563 Rev. \*A Page 6 of 19

<sup>3.</sup>  $V_{IL(min)}$  = -2.0 V and  $V_{IH(max)}$  =  $V_{CC}$  + 2 V for pulse durations of less than 20 ns.

<sup>4.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC}$  = 3 V (for  $V_{CC}$  range of 2.2 V–3.6 V), and  $T_A$  = 25 °C.

<sup>5.</sup>  $\overline{\text{CE}}$  indicates a combination of all three chip enables. When active LOW,  $\overline{\text{CE}}$  indicates the  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$  LOW. When HIGH,  $\overline{\text{CE}}$  indicates the  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , or  $\overline{\text{CE}}_3$  HIGH.



# Capacitance


Parameter <sup>[6]</sup>	Description	Test Conditions	119-ball PBGA	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	I/O Capacitance	1A - 23 C, 1 - 1 Will 12, V <sub>CC</sub> - V <sub>CC</sub> (typ)	10	ρι

## **Thermal Resistance**

Parameter <sup>[6]</sup>	Description	Test Conditions	119-ball PBGA	Unit
I(H)	Thermal Resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four layer printed circuit	20.92	°C/W
I(H) 10	Thermal Resistance (junction to case)	Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	15.84	C/VV

## **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms $^{[7]}$ 



Parameters	3.0 V	Unit
R1	317	0
R2	351	77
V <sub>TH</sub>	1.5	V
V <sub>HIGH</sub>	3.0	V

### Notes

<sup>6.</sup> Tested initially and after any design or process changes that may affect these parameters.

<sup>7.</sup> Full-device AC operation assumes a 100-µs ramp time from 0 to V<sub>CC</sub> (min) and 100-µs wait time after V<sub>CC</sub> stabilizes to its operational value.




## **Data Retention Characteristics**

Over the Operating Range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention	_	1.0	_	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = V_{DR}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}^{[8]},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	_	30.0	mA
t <sub>CDR</sub> <sup>[9]</sup>	Chip Deselect to Data Retention Time	-	0.0	_	ns
t <sub>R</sub> <sup>[9, 10]</sup>	Operation Recovery Time	V <sub>CC</sub> ≥ 2.2 V	10.0	_	

## **Data Retention Waveform**

Figure 4. Data Retention Waveform<sup>[8]</sup>



### Notes

 $<sup>\</sup>overline{\text{CE}}$  indicates a combination of all three chip enables. When active LOW,  $\overline{\text{CE}}$  indicates the  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$  LOW. When HIGH,  $\overline{\text{CE}}$  indicates the  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , or  $\overline{\text{CE}}_3$  HIGH.

Tested initially and after any design or process changes that may affect these parameters.
 Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 100 μs or stable at V<sub>CC(min.)</sub> ≥ 100 μs.



## **AC Switching Characteristics**

Over the Operating Range of -40 °C to 85 °C

Parameter <sup>[11]</sup>	Dec!ti	10	10 ns		
Parameter	Description	Min	Max	Unit	
Read Cycle		<u> </u>		<u> </u>	
t <sub>POWER</sub>	V <sub>CC</sub> (stable) to the first access <sup>[12, 13]</sup>	100.0	_	μS	
t <sub>RC</sub>	Read cycle time	10.0	_		
t <sub>AA</sub>	Address to data valid	-	10.0		
t <sub>OHA</sub>	Data hold from address change	3.0	-		
t <sub>ACE</sub>	CE LOW to data valid <sup>[14]</sup>	-	10.0		
t <sub>DOE</sub>	OE LOW to data valid	-	5.0		
t <sub>LZOE</sub>	OE LOW to low Z <sup>[15, 16]</sup>	0.0	_		
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[15, 16]</sup>	-	5.0		
t <sub>LZCE</sub>	CE LOW to low Z <sup>[14, 15, 16]</sup>	3.0	_	ns	
t <sub>HZCE</sub>	CE HIGH to high Z <sup>[14, 15, 16]</sup>	-	5.0		
t <sub>PU</sub>	CE LOW to power-up <sup>[13, 14]</sup>	0.0	10.0		
t <sub>PD</sub>	CE HIGH to power-down <sup>[13, 14]</sup>	-			
t <sub>DBE</sub>	Byte enable to data valid	-	5.0		
t <sub>LZBE</sub>	Byte enable to low Z	0.0	_		
t <sub>HZBE</sub>	Byte disable to high Z	-	6.0		
Write Cycle <sup>[17, 18]</sup>	3]				
t <sub>WC</sub>	Write cycle time	10.0	_		
t <sub>SCE</sub>	CE LOW to write end <sup>[14]</sup>	7.0	_		
t <sub>AW</sub>	Address setup to write end	7.0	_		
t <sub>HA</sub>	Address hold from write end	0.0	_		
t <sub>SA</sub>	Address setup to write start	0.0	_		
t <sub>PWE</sub>	WE pulse width	7.0	_	ns	
t <sub>SD</sub>	Data setup to write end	5.0	_		
t <sub>HD</sub>	Data hold from write end	0.0	_		
t <sub>LZWE</sub>	WE HIGH to low Z [15, 16]	3.0	_		
t <sub>HZWE</sub>	WE LOW to high Z [15, 16]	-	5.0		
t <sub>BW</sub>	Byte Enable to write end	7.0	_		

### Notes

<sup>11.</sup> Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3V). Test conditions for the read cycle use output loading shown in part (a) of Figure 3 on page 7, unless specified otherwise.

12. t<sub>POWER</sub> gives minimum amount of time that the power supply is at stable Vcc until first memory access is performed.

13. These parameters are guaranteed by design and are not tested.

<sup>14.</sup>  $\overline{\text{CE}}$  indicates a combination of all three chip enables. When active LOW,  $\overline{\text{CE}}$  indicates the  $\overline{\text{CE}}_1$   $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$  LOW. When HIGH,  $\overline{\text{CE}}$  indicates the  $\overline{\text{CE}}_1$   $\overline{\text{CE}}_2$  or  $\overline{\text{CE}}_3$  HIGH. 15. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZWE</sub>, t<sub>HZBE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, and t<sub>LZBE</sub> are specified with a load capacitance of 5 pF as in (b) of Figure 3 on page 7. Transition is measured ±200 mV from steady state voltage.

<sup>16.</sup> Tested initially and after any design or process changes that may affect these parameters.

17. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>18.</sup> The minimum write pulse width for Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  Low) should be sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



# **Switching Waveforms**

Figure 5. Read Cycle No. 1 of CY7C1062GN (Address Transition Controlled)  $^{[19,\ 20]}$ 





Figure 6. Read Cycle No. 2 (OE Controlled)[21, 22, 23]



<sup>19. &</sup>lt;u>The</u> device is continuously selected,  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{B}_A$ ,  $\overline{B}_B$ ,  $\overline{B}_C$ ,  $\overline{B}_D = V_{IL}$ .

<sup>20.</sup> WE is HIGH for read cycle.

21.  $\overline{CE}$  indicates a combination of all three chip enables. When active LOW,  $\overline{CE}$  indicates the  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  LOW. When HIGH,  $\overline{CE}$  indicates the  $\overline{CE}_1$ ,  $\overline{CE}_2$ , or  $\overline{CE}_3$  HIGH.

<sup>22.</sup>  $\overline{WE}$  is HIGH for read cycle. 23. Address valid before or similar to  $\overline{CE}$  transition LOW.






Figure 7. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled)[24, 25, 26]

Notes

24.  $\overline{\text{CE}}$  indicates a combination of all three chip enables. When active LOW,  $\overline{\text{CE}}$  indicates the  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$  LOW. When HIGH,  $\overline{\text{CE}}$  indicates the  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , or  $\overline{\text{CE}}_3$  HIGH.

<sup>25.</sup> The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{\parallel}$ ,  $\overline{CE} = V_{\parallel}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>26.</sup> Data I/O is high impedance if  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  or  $\overline{\text{B}}_{\text{A}}$ ,  $\overline{\text{B}}_{\text{B}}$ ,  $\overline{\text{B}}_{\text{C}}$ ,  $\overline{\text{B}}_{\text{D}}$  = V<sub>IH</sub>. 27. During this period I/O are in output state. Do not apply input signals.






Figure 8. Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  Low)[28, 29, 30, 31]

## Note<u>s</u>

<sup>28.</sup>  $\overline{\text{CE}}$  indicates a combination of all three chip enables. When active LOW,  $\overline{\text{CE}}$  indicates the  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$  LOW. When HIGH,  $\overline{\text{CE}}$  indicates the  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , or  $\overline{\text{CE}}_3$  HIGH.

<sup>29.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>II</sub>, CE = V<sub>II</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>30.</sup> Data I/O is high impedance if  $\overline{OE}$  or  $\overline{B}_A$ ,  $\overline{B}_B$ ,  $\overline{B}_C$ ,  $\overline{B}_D$  =  $V_{IH}$ .

<sup>31.</sup> The minimum write cycle pulse width should be equal to sum of  $t_{HZWE}$  and  $t_{SD}$ . 32. During this period I/O are in output state. Do not apply input signals.






Figure 9. Write Cycle No. 3  $(\overline{B}_A, \overline{B}_B, \overline{B}_C, \overline{B}_D$  Controlled)[33, 34, 35]

### Notes

<sup>33.</sup> CE indicates a combination of all three chip enables. When active LOW,  $\overline{\text{CE}}$  indicates the  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$  LOW. When HIGH,  $\overline{\text{CE}}$  indicates the  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , or  $\overline{\text{CE}}_3$  HIGH.

<sup>34.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>35.</sup> Data I/O is high impedance if  $\overline{OE}$  or  $\overline{B}_A$ ,  $\overline{B}_B$ ,  $\overline{B}_C$ ,  $\overline{B}_D$  = V<sub>IH</sub>. 36. During this period I/O are in output state. Do not apply input signals.



# **Truth Table - CY7C1062GN**

CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	OE	WE	B <sub>A</sub>	B <sub>B</sub>	B <sub>c</sub>	B <sub>D</sub>	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	I/O <sub>16</sub> -I/O <sub>23</sub>	I/O <sub>24</sub> -I/O <sub>31</sub>	Mode	Power
Н	X <sup>[37]</sup>	High Z	High Z	High Z	High Z	power-down	(I <sub>SB</sub> )							
X <sup>[37]</sup>	Ι	X <sup>[37]</sup>	High Z	High Z	High Z	High Z	power-down	$(I_{SB})$						
X <sup>[37]</sup>	X <sup>[37]</sup>	Η	X <sup>[37]</sup>	High Z	High Z	High Z	High Z	power-down	$(I_{SB})$					
L	L	L	L	Н	L	L	L	L	Data out	Data out	Data out	Data out	Read all bits	(I <sub>CC</sub> )
L	L	L	L	Н	L	Н	Н	Н	Data out	High Z	High Z	High Z	Read byte A bits only	(I <sub>CC</sub> )
L	Ш	Ш	Ш	Η	Ξ	Ш	Ι	Н	High Z	Data out	High Z	High Z	Read byte B bits only	(I <sub>CC</sub> )
L	П	П	П	Н	Н	н	Г	П	High Z	High Z	Data out	High Z	Read byte C bits only	(I <sub>CC</sub> )
L	L	L	L	Н	Н	Н	Н	L	High Z	High Z	High Z	Data out	Read Byte D bits only	(I <sub>CC</sub> )
L	L	L	X <sup>[37]</sup>	L	L	L	L	L	Data in	Data in	Data in	Data in	Write all bits	(I <sub>CC</sub> )
L	Г	Г	X <sup>[37]</sup>	L	L	П	П	I	Data in	High Z	High Z	High Z	Write byte A bits only	(I <sub>CC</sub> )
L	L	L	X <sup>[37]</sup>	L	Н	L	Н	П	High Z	Data in	High Z	High Z	Write byte B bits only	(I <sub>CC</sub> )
L	L	L	X <sup>[37]</sup>	L	Н	Н	L	П	High Z	High Z	Data in	High Z	Write byte C bits only	(I <sub>CC</sub> )
L	L	L	X <sup>[37]</sup>	L	Н	Н	Н	L	High Z	High Z	High Z	Data in	Write byte D bits only	(I <sub>CC</sub> )
L	L	L	н	Н	X <sup>[37]</sup>	X <sup>[37]</sup>	X <sup>[37]</sup>	X <sup>[37]</sup>	High Z	High Z	High Z	High Z	Selected, outputs disabled	(I <sub>CC</sub> )
L	L	L	X <sup>[37]</sup>	X <sup>[37]</sup>	Н	Н	Н	Н	High Z	High Z	High Z	High Z	Selected, outputs disabled	(I <sub>CC</sub> )

### Notes


<sup>37.</sup> The input voltage levels on these pins should be either at  $V_{IH}$  or  $V_{IL}$ .



# **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (Pb-free)	Operating Range	
10 2.	2.2 V-3.6 V	CY7C1062GN30-10BGXI	51-85115	119-ball PBGA	Industrial	
		CY7C1062GN30-10BGXIT		119-ball PBGA, Tape & Reel		


## **Ordering Code Definitions**






# **Package Diagram**

Figure 10. 119-pin PBGA (14 × 22 × 2.4 mm) BG119 Package Outline, 51-85115





NOTE: Package Weight: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85115 \*D



# **Acronyms**

Table 1. Acronyms Used in this Document

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
PBGA	Plastic Ball Grid Array
SRAM	Static Random Access Memory
TTL	Transistor-Transistor Logic
WE	Write Enable

## **Document Conventions**

## **Units of Measure**

Table 2. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

Document Title: CY7C1062GN, 16-Mbit (512 K words × 32 bits) Static RAM Document Number: 002-13563						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	5435066	NILE	09/16/2016	New datasheet		
*A	5978656	AESATMP9	11/28/2017	Updated logo and copyright.		



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

cypress.com/arm

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb Wireless Connectivity cypress.com/wireless

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2016-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and obes not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software of the Software (as provided by Cypress, unmodified) to make, use, distributors), solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-13563 Rev. \*A Revised November 28, 2017 Page 19 of 19

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor: