

## CY7C1423KV18, CY7C1424KV18

## 36-Mbit DDR II SIO SRAM Two-Word Burst Architecture

### Features

- 36-Mbit density (2 M × 18, 1 M × 36)
- 333 MHz clock for high bandwidth
- Two-word burst for reducing address bus frequency
- Double data rate (DDR) interfaces (data transferred at 666 MHz) at 333 MHz
- Two input clocks (K and K) for precise DDR timing □ SRAM uses rising edges only
- Two input clocks for output data (C and C) to minimize clock skew and flight time mismatches
- Echo clocks (CQ and CQ) simplify data capture in high speed systems
- Synchronous internally self timed writes
- DDR II operates with 1.5 cycle read latency when DOFF is asserted HIGH
- Operates similar to DDR I device with 1 cycle read latency when DOFF is asserted LOW
- 1.8 V core power supply with HSTL inputs and outputs
- Variable drive HSTL output buffers
- Expanded HSTL output voltage (1.4 V to V<sub>DD</sub>)
   Supports both 1.5 V and 1.8 V IO supply
- Available in 165-ball FBGA package (13 × 15 × 1.4 mm)
- Offered in both Pb-free and non Pb-free packages
- JTAG 1149.1 compatible test access port
- Phase locked loop (PLL) for accurate data placement

### Configurations

CY7C1423KV18 – 2 M × 18 CY7C1424KV18 – 1 M × 36

### **Functional Description**

The CY7C1423KV18, and CY7C1424KV18 are 1.8 V synchronous pipelined SRAMs, equipped with DDR II SIO (double data rate separate I/O) architecture. The DDR II SIO consists of two separate ports: the read port and the write port to access the memory array. The read port has data outputs to support read operations and the write port has data inputs to support write operations. The DDR II SIO has separate data inputs and data outputs to completely eliminate the need to "turnaround" the data bus required with common I/O devices. Access to each port is accomplished through a common address bus. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and K. Read data is driven on the rising edges of C and C if provided, or on the rising edge of K and K if C/C are not provided. Each address location is associated with two 18-bit words in the case of CY7C1423KV18, and two 36-bit words in the case of CY7C1424KV18 that burst sequentially into or out of the device.

Asynchronous inputs include an output impedance matching input (ZQ). Synchronous data outputs are tightly matched to the two output echo clocks CQ/CQ, eliminating the need to capture data separately from each individual DDR\_II SIO SRAM in the system design. Output data clocks (C/ $\overline{C}$ ) enable maximum system clocking and data synchronization flexibility.

All synchronous inputs pass through input registers controlled by the K or  $\overline{K}$  input clocks. All data\_outputs pass through output registers controlled by the C or  $\overline{C}$  (or K or  $\overline{K}$  in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.


### Selection Guide

Description		333 MHz	300 MHz	250 MHz	Unit
Maximum operating frequency		333	300	250	MHz
Maximum operating current	× 18	490	460	430	mA
	× 36	600	Not Offered	490	


198 Champion Court



## Logic Block Diagram – CY7C1423KV18



### Logic Block Diagram – CY7C1424KV18





### Contents

Pin Configurations	4
Pin Definitions	
Functional Overview	6
Read Operations	6
Write Operations	6
Byte Write Operations	7
Single Clock Mode	7
DDR Operation	7
Depth Expansion	
Programmable Impedance	
Echo Clocks	7
PLL	
Application Example	8
Truth Table	
Write Cycle Descriptions	
Write Cycle Descriptions	
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
Test Access Port	
Performing a TAP Reset	
TAP Registers	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Electrical Characteristics	
TAP AC Switching Characteristics	
TAP Timing and Test Conditions	
Identification Register Definitions	
Scan Register Sizes	17

Instruction Codes	17
Boundary Scan Order	18
Power Up Sequence in DDR II SRAM	19
Power Up Sequence	
PLL Constraints	19
Maximum Ratings	20
Operating Range	20
Neutron Soft Error Immunity	20
Electrical Characteristics	
DC Electrical Characteristics	20
AC Electrical Characteristics	22
Capacitance	22
Thermal Resistance	
AC Test Loads and Waveforms	22
Switching Characteristics	23
Switching Waveforms	25
Ordering Information	
Ordering Code Definitions	
Package Diagram	27
Acronyms	28
Document Conventions	28
Units of Measure	
Document History Page	29
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	



### **Pin Configurations**

The pin configurations for CY7C1423KV18 and CY7C1424KV18 follow. <sup>[1]</sup>

#### CY7C1423KV18 (2 M × 18) 1 2 3 4 5 6 7 8 9 10 11 R/W Α QO NC/144M А BWS<sub>1</sub> ĸ NC/288M LD А NC/72M CQ В D9 NC NC Q9 А NC Κ BWS<sub>0</sub> А NC Q8 $V_{SS}$ С NC NC D10 А A А V<sub>SS</sub> NC Q7 D8 D NC D11 Q10 $V_{SS}$ $V_{SS}$ $V_{SS}$ $V_{SS}$ $V_{SS}$ NC NC D7 Е NC NC $V_{SS}$ NC D6 Q6 Q11 V<sub>DDQ</sub> $V_{SS}$ $V_{SS}$ V<sub>DDQ</sub> F NC NC NC Q12 D12 Q5 V<sub>DDQ</sub> $V_{DD}$ $V_{SS}$ $V_{DD}$ VDDQ G NC D13 Q13 NC NC D5 $V_{DD}$ $V_{SS}$ $V_{DD}$ V<sub>DDQ</sub> V<sub>DDQ</sub> ZQ н DOFF $V_{DD}$ $V_{SS}$ $V_{DDQ}$ V<sub>REF</sub> V<sub>DDQ</sub> V<sub>DDQ</sub> $V_{DD}$ V<sub>DDQ</sub> V<sub>REF</sub> J D14 $V_{\text{DD}}$ $V_{DD}$ $V_{DDQ}$ NC NC $V_{SS}$ NC Q4 D4 V<sub>DDQ</sub> κ NC NC Q14 $V_{DD}$ V<sub>DD</sub> NC D3 Q3 V<sub>DDQ</sub> $V_{SS}$ V<sub>DDQ</sub> $\mathsf{V}_{\mathsf{SS}}$ L NC Q15 D15 $V_{SS}$ $V_{SS}$ V<sub>DDQ</sub> NC NC Q2 V<sub>DDQ</sub> NC NC NC Μ D16 $V_{SS}$ V<sub>SS</sub> $V_{SS}$ $V_{SS}$ $V_{SS}$ Q1 D2 NC D17 NC NC D1 Ν Q16 А А $V_{SS}$ А $V_{SS}$ Ρ NC С NC Q17 А А А А NC D0 Q0 C R TDO TCK A А A А А A TMS TDI

### Figure 1. 165-ball FBGA (13 × 15 × 1.4 mm) pinout

#### CY7C1424KV18 (1 M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/288M	NC/72M	R/W	BWS <sub>2</sub>	ĸ	BWS <sub>1</sub>	LD	A	NC/144M	CQ
В	Q27	Q18	D18	А	BWS <sub>3</sub>	К	BWS <sub>0</sub>	А	D17	Q17	Q8
С	D27	Q28	D19	$V_{SS}$	А	А	А	V <sub>SS</sub>	D16	Q7	D8
D	D28	D20	Q19	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	Q16	D15	D7
E	Q29	D29	Q20	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	Q15	D6	Q6
F	Q30	Q21	D21	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	D14	Q14	Q5
G	D30	D22	Q22	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	Q13	D13	D5
н	DOFF	V <sub>REF</sub>	V <sub>DDQ</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
J	D31	Q31	D23	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	D12	Q4	D4
к	Q32	D32	Q23	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	Q12	D3	Q3
L	Q33	Q24	D24	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	D11	Q11	Q2
М	D33	Q34	D25	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	D10	Q1	D2
N	D34	D26	Q25	V <sub>SS</sub>	А	А	Α	V <sub>SS</sub>	Q10	D9	D1
Р	Q35	D35	Q26	А	A	С	А	А	Q9	D0	Q0
R	TDO	TCK	А	А	А	C	A	A	А	TMS	TDI

Note

1. NC/72M, NC/144M, and NC/288M are not connected to the die and can be tied to any voltage level.



## **Pin Definitions**

Pin Name	I/O	Pin Description						
D <sub>[x:0]</sub>	Input- synchronous	<b>Data input signals.</b> Sampled on the rising edge of K and $\overline{K}$ clocks during valid write operations. CY7C1423KV18 - D <sub>[17:0]</sub> CY7C1424KV18 - D <sub>[35:0]</sub>						
LD	Input- synchronous	nchronous load. This input is brought LOW when a bus cycle sequence is defined. This definition cludes address and read/write direction. All transactions operate on a burst of 2 data (one clock perior bus activity).						
BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub>	Input- synchronous	Byte write select 0, 1, 2, and 3 – active LOW. Sampled on the rising edge of the K and $\overline{K}$ clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1423KV18 – $\underline{BWS}_0$ controls $D_{[8:0]}$ , $\underline{BWS}_1$ controls $D_{[17:9]}$ . CY7C1424KV18 – $\underline{BWS}_0$ controls $D_{[8:0]}$ , $\underline{BWS}_1$ controls $D_{[17:9]}$ , $\underline{BWS}_2$ controls $D_{[26:18]}$ and $\underline{BWS}_3$ controls $D_{[35:27]}$ . All the byte write selects are sampled on the same edge as the data. Deselecting a byte write select ignores the corresponding byte of data and it is not written into the device.						
A	Input- synchronous	<b>Address inputs.</b> Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 2 M × 18 (2 arrays each of 1 M × 18) for CY7C1423KV18 and 1 M × 36 (2 arrays each of 512 K × 36) for CY7C1424KV18. Therefore, only 20 address inputs are needed to access the entire memory array of CY7C1423KV18 and 19 address inputs for CY7C1424KV18. These inputs are ignored when the appropriate port is deselected.						
Q <sub>[x:0]</sub>	Outputs- synchronous	<b>Data output signals</b> . These pins drive o <u>ut</u> the requested data during a read operation. Valid data is driven out on the rising edge of both the C and C clocks during read operations, or K and K when in single clock mode. When the read port is deselected, $Q_{[x:0]}$ are automatically tristated. CY7C1423KV18 - $Q_{[17:0]}$ CY7C1424KV18 - $Q_{[35:0]}$						
R/W	Input- synchronous	<b>Synchronous read/write input</b> . When LD is LOW, this input designates the access type (read when R/W is HIGH, write when R/W is LOW) for the loaded address. R/W must meet the setup and hold times around the edge of K.						
С	Input clock	<b>Positive input clock for output data</b> . C is used in conjunction with $\overline{C}$ to clock out the read data from the device. C and $\overline{C}$ can be used together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 8 for further details.						
C	Input clock	<b>Negative input clock for output data</b> . $\overline{C}$ is used in conjunction with C to clock out the read data from the device. C and C can be used together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 8 for further details.						
К	Input clock	<b>Positive input clock input</b> . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{I_{X:0}}$ when in single clock mode. All accesses are initiated on the rising edge of K.						
ĸ	Input clock	<b>Negative input clock input</b> . $\overline{K}$ is used to capture synchronous inputs being presented to the device and to drive out data through $Q_{[x;0]}$ when in single clock mode.						
CQ	Echo clock	<b>CQ referenced with respect to C</b> . This is a free running clock and is synchronized to the input clock for output data (C) of the DDR II. In the single clock mode, CQ is generated with respect to K. The timings for the echo clocks is shown in the Switching Characteristics on page 23.						
CQ	Echo clock	$\overline{CQ}$ referenced with respect to $\overline{C}$ . This is a free running clock and is synchronized to the input clock for output data ( $\overline{C}$ ) of the DDR II. In the single clock mode, $\overline{CQ}$ is generated with respect to $\overline{K}$ . The timings for the echo clocks is shown in the Switching Characteristics on page 23.						
ZQ	Input	<b>Output impedance matching input</b> . This input is used to tune the device outputs to the system data bus impedance. CQ, $\overline{CQ}$ , and $Q_{[x:0]}$ output impedance are set to 0.2 × RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to $V_{DDQ}$ , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.						



### **Pin Definitions** (continued)

Pin Name	I/O	Pin Description
DOFF	Input	<b>PLL turn off</b> – <b>active LOW</b> . Connecting this pin to ground turns off the PLL inside the device. The timing in the PLL turned off operation differs from those listed in this data sheet. For normal operation, this pin is connected to a pull-up through a 10 Kohm or less pull-up resistor. The device behaves in DDR I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with DDR I timing.
TDO	Output	TDO for JTAG.
тск	Input	TCK pin for JTAG.
TDI	Input	TDI pin for JTAG.
TMS	Input	TMS pin for JTAG.
NC	N/A	Not connected to the die. Can be tied to any voltage level.
NC/72M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/144M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/288M	N/A	Not connected to the die. Can be tied to any voltage level.
V <sub>REF</sub>	Input- reference	<b>Reference voltage input</b> . Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V <sub>DD</sub>	Power supply	Power supply inputs to the core of the device.
V <sub>SS</sub>	Ground	Ground for the device.
V <sub>DDQ</sub>	Power supply	Power supply inputs for the outputs of the device.

### **Functional Overview**

The CY7C1423KV18, and CY7C1424KV18 are synchronous pipelined burst SRAMs equipped with a DDR II separate I/O interface, which operates with a read latency of one and half cycles when DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to V<sub>SS</sub> the device behaves in DDR I mode with a read latency of one clock cycle.

Accesses are initiated on the rising edge of the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and K) and all output timing is referenced to the rising edge of the output clocks (C/C, or K/K when in single clock mode).

All synchronous data inputs (D<sub>[x:0]</sub>) pass through input registers controlled by the rising edge of the input clocks (K and K). All synchronous data outputs (Q<sub>[x:0]</sub>) pass through output registers controlled by the rising edge of the output clocks (C/C, or K/K when in single-clock mode).

All synchronous control (R/W,  $\overline{LD}$ ,  $\overline{BWS}_{[0:X]}$ ) inputs pass through input registers controlled by the rising edge of the input clock (K).

CY7C1423KV18 is described in the following sections. The same basic descriptions apply to CY7C1424KV18.

#### **Read Operations**

The CY7C1423KV18 is organized internally as two arrays of 1 M × 18. Accesses are completed in a burst of two sequential 18-bit data words. Read operations are initiated by asserting R/W HIGH and LD LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the read address register. Following the next K clock rise the

corresponding lowest order 18-bit word of data is driven onto the  $Q_{[17:0]}$  using  $\overline{C}$  as the output timing reference. On the subsequent rising edge of C, the next 18-bit data word is driven onto the  $Q_{[17:0]}$ . The requested data is valid 0.45 ns from the rising edge of the output clock (C or  $\overline{C}$ , or K and K when in single clock mode, for 250 MHz device). Read accesses can be initiated on every rising edge of the positive input clock (K). This pipelines the data flow such that data is transferred out of the device on every rising edge of the output clocks,  $C/\overline{C}$  (or K/K when in single clock mode).

The CY7C1423KV18 first completes the pending read transactions, when read access is deselected. Synchronous internal circuitry automatically tristates the output following the next rising edge of the positive output clock (C).

#### Write Operations

Write operations are initiated by asserting R/W LOW and  $\overline{LD}$  LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the write address register. On the following K clock rise the data presented to  $D_{[17:0]}$  is latched and stored into the 18-bit write data register, provided  $BWS_{[1:0]}$  are both asserted active. On the subsequent rising edge of the negative input clock (K) the information presented to  $D_{[17:0]}$  is also stored into the write data register, provided  $BWS_{[1:0]}$  are both asserted active. The 36 bits of data are then written into the memory array at the specified location. Write accesses can be initiated on every rising edge of the positive input clock (K). This pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and K).



When write access is deselected, the device ignores all inputs after the pending write operations are completed.

### **Byte Write Operations**

Byte write operations are supported by the CY7C1423KV18. A write operation is initiated as described in the Write Operations section. The bytes that are written are determined by  $BWS_0$  and  $BWS_1$ , which are sampled with each set of 18-bit data words. Asserting the appropriate byte write select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the byte write select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature is used to simplify read, modify, and write operations to a byte write operation.

### Single Clock Mode

The CY7C1423KV18 is used with a single clock that controls both the input and output registers. In this mode the device recognizes only a single pair of input clocks (K and K) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the K/K and  $C/\overline{C}$  clocks. All timing parameters remain the same in this mode. To use this mode of operation, tie C and  $\overline{C}$  HIGH at power on. This function is a strap option and not alterable during device operation.

### **DDR Operation**

The CY7C1423KV18 enables high performance operation through high clock frequencies (achieved through pipelining) and double data rate mode of operation.

If a read occurs after a write cycle, address and data for the write are stored in registers. The write information must be stored because the SRAM cannot perform the last word write to the array without conflicting with the read. The data stays in this register until the next write cycle occurs. On the first write cycle after the read(s), the stored data from the earlier write is written into the SRAM array. This is called a posted write.

#### **Depth Expansion**

Depth expansion requires replicating the  $\overline{\text{LD}}$  control signal for each bank. All other control signals can be common between banks as appropriate.

#### **Programmable Impedance**

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V<sub>SS</sub> to enable the SRAM to adjust its output driver impedance. The value of RQ must be 5 × the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of ±15% is between 175  $\Omega$  and 350  $\Omega$ , with V<sub>DDQ</sub> = 1.5 V. The output impedance is adjusted every 1024 cycles at power up to account for drifts in supply voltage and temperature.

#### Echo Clocks

Echo clocks are provided on the DDR II to simplify data capture on high speed systems. Two echo clocks are generated by the DDR II. CQ is referenced with respect to C and CQ is referenced with respect to C. These are free running clocks and are synchronized to the output clock of the DDR II. In the single clock mode, CQ is generated with respect to K and CQ is generated with respect to K. The timing for the echo clocks is shown in Switching Characteristics on page 23.

### PLL


These chips use a phase locked loop (PLL) that is designed to function between 120 MHz and the specified maximum clock frequency. During power-up, when the DOFF is tied HIGH, the PLL is locked after 20  $\mu$ s of stable clock. The PLL can also be reset by slowing or stopping the input clocks K and K for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock it to the desired frequency. The PLL automatically locks 20  $\mu$ s after a stable clock is presented. The PLL may be disabled by applying ground to the DOFF pin. When the PLL is turned off, the device behaves in DDR I mode (with one cycle latency and a longer access time).



### **Application Example**

Figure 2 shows four DDR II SIO used in an application.







### **Truth Table**

The truth table for CY7C1423KV18 and CY7C1424KV18 follows. <sup>[2, 3, 4, 5, 6, 7]</sup>

Operation	К	LD	R/W	DQ	DQ
Write cycle: Load address; wait one cycle; input write data on consecutive K and K rising edges.	L–H	L	L	D(A + 0) at K(t + 1)↑	D(A + 1) at K(t + 1)↑
Read cycle: Load address; wait one an <u>d</u> a half cycle; read data on consecutive C and C rising edges.	L–H	L	Н	Q(A + 0) at <del>C</del> (t + 1)↑	Q(A + 1) at C(t + 2)↑
NOP: No operation	L–H	Н	Х	High Z	High Z
Standby: Clock stopped	Stopped	Х	Х	Previous state	Previous state


### Write Cycle Descriptions

The write cycle description table for CY7C1423KV18 follows. <sup>[2, 8]</sup>

BWS <sub>0</sub>	BWS <sub>1</sub>	κ	ĸ	Comments
L	L	L–H		During the data portion of a write sequence: CY7C1423KV18 – both bytes (D <sub>[17:0]</sub> ) are written into the device.
L	L	-	L–H	During the data portion of a write sequence: CY7C1423KV18 – both bytes (D <sub>[17:0]</sub> ) are written into the device.
L	Η	L–H		During the data portion of a write sequence: CY7C1423KV18 – only the lower byte $(D_{[8:0]})$ is written into the device, $D_{[17:9]}$ remains unaltered.
L	Η	Ι		During the data portion of a write sequence: CY7C1423KV18 – only the lower byte $(D_{[8:0]})$ is written into the device, $D_{[17:9]}$ remains unaltered.
Н	L	L–H		During the data portion of a write sequence: CY7C1423KV18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	L	Ι		During the data portion of a write sequence: CY7C1423KV18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	_	No data is written into the devices during this portion of a write operation.
Н	Н	_	L–H	No data is written into the devices during this portion of a write operation.

#### Notes

- 2. X = "Don't Care," H = Logic HIGH, L = Logic LOW, Trepresents rising edge.
- 3. Device powers up deselected with the outputs in a tristate condition.
- 4. "A" represents address location latched by the devices when transaction was initiated. A + 0, A + 1 represents the internal address sequence in the burst.
- 5. "t" represents the cycle at which a read/write operation is started. t + 1, and t + 2 are the first, and second clock cycles respectively succeeding the "t" clock cycle.
- 6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode.
- 7. Ensure that when the clock is stopped K = K and C = C = HIGH. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
- 8. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. BWS<sub>0</sub>, BWS<sub>1</sub>, BWS<sub>2</sub>, and BWS<sub>3</sub> can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.





### Write Cycle Descriptions

The write cycle description table for CY7C1424KV18 follows. <sup>[9, 10]</sup>

BWS <sub>0</sub>	BWS <sub>1</sub>	BWS <sub>2</sub>	BWS <sub>3</sub>	к	ĸ	Comments
L	L	L	L	L–H	_	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	L	L	L	-	L-H	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	Η	Н	Н	L–H	-	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
L	Η	Н	Н	-	L-H	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
н	L	Н	Н	L–H	-	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
н	L	Н	Н	-	L-H	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	Η	L	Н	L–H	-	During the data portion of a write sequence, only the byte ( $D_{[26:18]}$ ) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Η	L	Н	-	L-H	During the data portion of a write sequence, only the byte ( $D_{[26:18]}$ ) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Η	Н	L	L–H	-	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	L	_	L–H	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	Н	L–H	-	No data is written into the device during this portion of a write operation.
Н	Н	Н	Н	_	L–H	No data is written into the device during this portion of a write operation.

Notes 9. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑represents rising edge. 10. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. BWS<sub>0</sub>, BWS<sub>1</sub>, BWS<sub>2</sub>, and BWS<sub>3</sub> can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.



### IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8 V IO logic levels.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V<sub>DD</sub> through a pull-up resistor. TDO must be left unconnected. Upon power-up, the device comes up in a reset state, which does not interfere with the operation of the device.

#### **Test Access Port**

#### Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 13. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

#### Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### Performing a TAP Reset

A reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This reset does not affect the operation of the SRAM and is performed when the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### Instruction Register

Three-bit instructions are serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 14. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board level serial test path.

#### **Bypass Register**

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions are used to capture the contents of the input and output ring.

The Boundary Scan Order on page 18 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and is shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 17.

#### **TAP Instruction Set**

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 17. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.



#### IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

#### SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is supplied during the Update IR state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### EXTEST

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

#### EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a high Z condition.

This bit is set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set LOW to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.


#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




### **TAP Controller State Diagram**

The state diagram for the TAP controller follows. <sup>[11]</sup>





### **TAP Controller Block Diagram**



### **TAP Electrical Characteristics**

Over the Operating Range

Parameter [12, 13, 14]	Description	Test Conditions	Min	Мах	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -2.0 mA	1.4	-	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = -100 μA	1.6	-	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 2.0 mA	-	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage		$0.65 \times V_{DD}$	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage		-0.3	$0.35 \times V_{DD}$	V
I <sub>X</sub>	Input and output load current	$GND \le V_I \le V_{DD}$	-5	5	μA

- Notes 12. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics on page 20. 13. Overshoot:  $V_{IH(AC)} < V_{DDQ} + 0.85$  V (Pulse width less than  $t_{CYC}/2$ ), Undershoot:  $V_{IL(AC)} > -1.5$  V (Pulse width less than  $t_{CYC}/2$ ). 14. All voltage referenced to ground.



### **TAP AC Switching Characteristics**

Over the Operating Range


Parameter [15, 16]	Description	Min	Max	Unit
t <sub>TCYC</sub>	TCK clock cycle time	50	-	ns
t <sub>TF</sub>	TCK clock frequency	-	20	MHz
t <sub>TH</sub>	TCK clock HIGH	20	-	ns
t <sub>TL</sub>	TCK clock LOW	20	-	ns
Setup Times			•	
t <sub>TMSS</sub>	TMS set-up to TCK clock rise	5	-	ns
t <sub>TDIS</sub>	TDI set-up to TCK clock rise	5	-	ns
t <sub>CS</sub>	Capture set-up to TCK rise	5	-	ns
Hold Times				•
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	-	ns
t <sub>TDIH</sub>	TDI hold after clock rise	5	-	ns
t <sub>CH</sub>	Capture hold after clock rise	5	-	ns
Output Times				•
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	-	10	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	-	ns


15.  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register. 16. Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F = 1$  ns.



### **TAP Timing and Test Conditions**

Figure 3 shows the TAP timing and test conditions. <sup>[17]</sup>







### **Identification Register Definitions**

Instruction Field	Va	lue	Description	
	CY7C1423KV18	CY7C1424KV18	Description	
Revision number (31:29)	000	000	Version number.	
Cypress device ID (28:12)	11010100010010111	11010100010100111	Defines the type of SRAM.	
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.	
ID register presence (0)	1	1	Indicates the presence of an ID register.	

### **Scan Register Sizes**

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary scan	109

### Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z         010         Captures the input and output contents. Places the boundary so TDO. Forces all SRAM output drivers to a high Z state.		Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.



## Boundary Scan Order

Bit #	Bump ID						
0	6R	28	10G	56	6A	84	1J
1	6P	29	9G	57	5B	85	2J
2	6N	30	11F	58	5A	86	3K
3	7P	31	11G	59	4A	87	3J
4	7N	32	9F	60	5C	88	2K
5	7R	33	10F	61	4B	89	1K
6	8R	34	11E	62	3A	90	2L
7	8P	35	10E	63	2A	91	3L
8	9R	36	10D	64	1A	92	1M
9	11P	37	9E	65	2B	93	1L
10	10P	38	10C	66	3B	94	3N
11	10N	39	11D	67	1C	95	3M
12	9P	40	9C	68	1B	96	1N
13	10M	41	9D	69	3D	97	2M
14	11N	42	11B	70	3C	98	3P
15	9M	43	11C	71	1D	99	2N
16	9N	44	9B	72	2C	100	2P
17	11L	45	10B	73	3E	101	1P
18	11M	46	11A	74	2D	102	3R
19	9L	47	10A	75	2E	103	4R
20	10L	48	9A	76	1E	104	4P
21	11K	49	8B	77	2F	105	5P
22	10K	50	7C	78	3F	106	5N
23	9J	51	6C	79	1G	107	5R
24	9K	52	8A	80	1F	108	Internal
25	10J	53	7A	81	3G		
26	11J	54	7B	82	2G	1	
27	11H	55	6B	83	1H	1	



### Power Up Sequence in DDR II SRAM


DDR II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

### **Power Up Sequence**

- Apply power and drive DOFF either HIGH or LOW (All other inputs can be HIGH or LOW).
- □ Apply V<sub>DD</sub> before V<sub>DDQ</sub>.
   □ Apply V<sub>DDQ</sub> before V<sub>REF</sub> or at the same time as V<sub>REF</sub>.
   □ Drive DOFF HIGH.
- Provide stable DOFF (HIGH), power and clock (K, K) for 20 μs to lock the PLL.

### **PLL Constraints**

- PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as  $t_{KC Var}$
- The PLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 20 µs of stable clock to relock to the desired clock frequency.



### Figure 4. Power Up Waveforms



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature –65 °C to +150 °C
Ambient temperature with power applied55 °C to +125 °C
Supply voltage on $V_{DD}$ relative to GND–0.5 V to +2.9 V
Supply voltage on $V_{DDQ}$ relative to GND –0.5 V to +V_{DD}
DC applied to outputs in high Z–0.5 V to $V_{DDQ}$ + 0.3 V
DC input voltage $^{[18]}$ 0.5 V to V_{DD} + 0.3 V
Current into outputs (LOW)20 mA
Static discharge voltage (MIL-STD-883, M. 3015)> 2001 V Latch-up current

### **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	<b>V<sub>DD</sub></b> <sup>[19]</sup>	<b>V<sub>DDQ</sub></b> <sup>[19]</sup>
Commercial	0 °C to +70 °C	1.8 ± 0.1 V	1.4 V to V <sub>DD</sub>

### **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	197	216	FIT/ Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latch-up	85 °C	0	0.1	FIT/ Dev
* No LMBU_or S	SEL events occurre	d during testing;	this colu	umn repre	sents a

statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates".

### **Electrical Characteristics**

Over the Operating Range

#### **DC Electrical Characteristics**

#### Over the Operating Range

Parameter <sup>[20]</sup>	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Power supply voltage		1.7	1.8	1.9	V
V <sub>DDQ</sub>	IO supply voltage		1.4	1.5	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH voltage	Note 21	$V_{DDQ}/2 - 0.12$	-	$V_{DDQ}/2 + 0.12$	V
V <sub>OL</sub>	Output LOW voltage	Note 22	$V_{DDQ}/2 - 0.12$	-	$V_{DDQ}/2 + 0.12$	V
V <sub>OH(LOW)</sub>	Output HIGH voltage	I <sub>OH</sub> = –0.1 mA, nominal impedance	V <sub>DDQ</sub> - 0.2	-	V <sub>DDQ</sub>	V
V <sub>OL(LOW)</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA, nominal impedance	V <sub>SS</sub>	١	0.2	V
V <sub>IH</sub>	Input HIGH voltage		V <sub>REF</sub> + 0.1	-	V <sub>DDQ</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage		-0.3	Ι	V <sub>REF</sub> – 0.1	V
Ι <sub>X</sub>	Input leakage current	$GND \leq V_I \leq V_{DDQ}$	-5	Ι	5	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_I \leq V_{DDQ,}$ output disabled	-5	_	5	μA
V <sub>REF</sub>	Input reference voltage [23]	Typical Value = 0.75 V	0.68	0.75	0.95	V

#### Notes

- 18. Overshoot:  $V_{IH(AC)} < V_{DDQ} + 0.85$  V (Pulse width less than  $t_{CYC}/2$ ), Undershoot:  $V_{IL(AC)} > -1.5$  V (Pulse width less than  $t_{CYC}/2$ ). 19. Power-up: assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .
- 20. All voltage referenced to ground.

- 21. Outputs are impedance controlled.  $I_{OH} = -(V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350 \Omega$ . 22. Outputs are impedance controlled.  $I_{OL} = (V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350 \Omega$ . 23.  $V_{REF(min)} = 0.68$  V or 0.46  $V_{DDQ}$ , whichever is larger,  $V_{REF(max)} = 0.95$  V or 0.54  $V_{DDQ}$ , whichever is smaller.



### Electrical Characteristics (continued)

Over the Operating Range

### DC Electrical Characteristics (continued)

Over the Operating Range

Parameter <sup>[20]</sup>	Description	Test Condit	tions		Min	Тур	Max	Unit
I <sub>DD</sub> <sup>[24]</sup>	V <sub>DD</sub> operating supply	$V_{DD} = Max, I_{OUT} = 0 mA,$	333 MHz	(× 18)	_	-	490	mA
		$f = f_{MAX} = 1/t_{CYC}$		(× 36)	_	-	600	
			300 MHz	(× 18)	_	-	460	mA
			250 MHz	(× 18)	_	-	430	mA
				(× 36)	_	١	490	
001	Automatic power-down	Max V <sub>DD</sub> ,	333 MHz	(× 18)	_	-	280	mA
	current	both ports deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$		(× 36)	_	-	280	
		$f = f_{MAX} = 1/t_{CYC}$ ,	300 MHz	(× 18)	_	-	270	mA
			250 MHz	(× 18)	_	-	260	mA
				(× 36)	_	-	260	



### **AC Electrical Characteristics**

Over the Operating Range

Parameter <sup>[25]</sup>	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH voltage		V <sub>REF</sub> + 0.2	Ι	-	V
V <sub>IL</sub>	Input LOW voltage		-	-	V <sub>REF</sub> – 0.2	V

### Capacitance


Parameter <sup>[26]</sup>	Description	Description Test Conditions			
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>DD</sub> = 1.8 V, V <sub>DDQ</sub> = 1.5 V	4	pF	
C <sub>O</sub>	Output capacitance		4	pF	

### **Thermal Resistance**

Parameter <sup>[26]</sup>	Description	Test Conditions	165-ball FBGA Package	Unit
JA	0	Test conditions follow standard test methods and procedures for measuring thermal impedance, in		°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)	accordance with EIA/JESD51.	3.73	°C/W

### AC Test Loads and Waveforms

#### Figure 5. AC Test Loads and Waveforms



#### Notes

- 25. Overshoot:  $V_{IH(AC)} < V_{DDQ} + 0.85$  V (Pulse width less than  $t_{CYC}/2$ ), Undershoot:  $V_{IL(AC)} > -1.5$  V (Pulse width less than  $t_{CYC}/2$ ). 26. Tested initially and after any design or process change that may affect these parameters.
- 27. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω, V<sub>DDQ</sub> = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of Figure 5.



### **Switching Characteristics**

#### Over the Operating Range

Parameters <sup>[28, 29]</sup>			333	MHz	300	300 MHz		250 MHz	
Cypress Parameter	Consortium Parameter	Description	Min	Мах	Min	Мах	Min	Max	Unit
t <sub>POWER</sub>		$V_{DD}$ (typical) to the first access <sup>[30]</sup>	1	-	1	_	1	-	ms
t <sub>CYC</sub>	t <sub>KHKH</sub>	K clock and C clock cycle time	3.0	8.4	3.3	8.4	4.0	8.4	ns
t <sub>KH</sub>	t <sub>KHKL</sub>	Input clock (K/ $\overline{K}$ ; C/ $\overline{C}$ ) HIGH	1.20	-	1.32	-	1.6	-	ns
t <sub>KL</sub>	t <sub>KLKH</sub>	Input clock (K/ $\overline{K}$ ; C/ $\overline{C}$ ) LOW	1.20	_	1.32	_	1.6	_	ns
<sup>t</sup> кн <del>к</del> н	t <sub>KHRH</sub>	K <u>clock</u> rise to $\overline{K}$ clock rise and C to C rise (rising edge to rising edge)	1.35	-	1.49	_	1.8	-	ns
t <sub>KHCH</sub>	t <sub>KHCH</sub>	$\overline{K/K}$ clock rise to $\overline{C/C}$ clock rise (rising edge to rising edge)	0	1.30	0	1.45	0	1.8	ns
Setup Time	es	· · ·							
t <sub>SA</sub>	t <sub>AVKH</sub>	Address set-up to K clock rise	0.4	-	0.4	-	0.5	-	ns
t <sub>SC</sub>	t <sub>IVKH</sub>	Control set-up to K clock rise $(\overline{LD}, R/W)$	0.4	-	0.4	-	0.5	_	ns
tscddr	t <sub>IVKH</sub>	Double data rate control set-up to clock (K/K) rise (BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub> )	0.3	-	0.3	_	0.35	-	ns
t <sub>SD</sub>	t <sub>DVKH</sub>	$D_{[X:0]}$ set-up to clock (K/ $\overline{K}$ ) rise	0.3	_	0.3	_	0.35	_	ns
Hold Times	5	· · ·							
t <sub>HA</sub>	t <sub>KHAX</sub>	Address hold after K clock rise	0.4	_	0.4	_	0.5	_	ns
t <sub>HC</sub>	t <sub>KHIX</sub>	Control hold after K clock rise $(\overline{LD}, R/W)$	0.4	-	0.4	-	0.5	-	ns
t <sub>HCDDR</sub>	t <sub>KHIX</sub>	Double data rate control hold after clock (K/K) rise (BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub> )	0.3	-	0.3	_	0.35	-	ns
t <sub>HD</sub>	t <sub>KHDX</sub>	$D_{[X:0]}$ hold after clock (K/ $\overline{K}$ ) rise	0.3	_	0.3	-	0.35	-	ns

Notes

<sup>28.</sup> Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω, V<sub>DDQ</sub> = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I<sub>DL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of Figure 5 on page 22.
29. When a part with a maximum frequency above 167 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is operated and outputs data with the output timings of that frequency range.
30. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power must be supplied above V<sub>DD(minimum)</sub> initially before a read or write operation can be initiated.



### Switching Characteristics (continued)

Over the Operating Range

Parameters <sup>[28, 29]</sup>			333 MHz		300 MHz		250 MHz		
Cypress Parameter	Consortium Parameter	Description	Min	Мах	Min	Мах	Min	Max	Unit
Output Tim	es								
t <sub>CO</sub>	t <sub>CHQV</sub>	$C/\overline{C}$ clock rise (or K/\overline{K} in single clock mode) to data valid	-	0.45	-	0.45	-	0.45	ns
t <sub>DOH</sub>	t <sub>CHQX</sub>	Data output hold after output $C/\overline{C}$ clock rise (active to active)	-0.45	_	-0.45	-	-0.45	-	ns
t <sub>ccqo</sub>	t <sub>CHCQV</sub>	$C/\overline{C}$ clock rise to echo clock valid	-	0.45	-	0.45	-	0.45	ns
t <sub>CQOH</sub>	t <sub>CHCQX</sub>	Echo clock hold after $C/\overline{C}$ clock rise	-0.45	_	-0.45	-	-0.45	-	ns
t <sub>CQD</sub>	t <sub>CQHQV</sub>	Echo clock high to data valid	-	0.25	-	0.27	-	0.30	ns
t <sub>CQDOH</sub>	t <sub>CQHQX</sub>	Echo clock high to data invalid	-0.25	-	-0.27	_	-0.30	_	ns
t <sub>CQH</sub>	t <sub>CQHCQL</sub>	Output clock (CQ/CQ) HIGH [31]	1.25	-	1.40	_	1.75	_	ns
t <sub>CQH</sub> CQH	t <sub>CQH</sub> CQH	CQ clock rise to $\overline{CQ}$ clock rise (rising edge to rising edge) <sup>[31]</sup>	1.25	-	1.40	-	1.75	-	ns
t <sub>CHZ</sub>	t <sub>CHQZ</sub>	Clock (C/ $\overline{C}$ ) rise to high Z (active to high Z) [32, 33]	_	0.45	-	0.45	-	0.45	ns
t <sub>CLZ</sub>	t <sub>CHQX1</sub>	Clock (C/ $\overline{C}$ ) rise to low Z <sup>[32, 33]</sup>	-0.45	_	-0.45	_	-0.45	_	ns
PLL Timing									
t <sub>KC Var</sub>	t <sub>KC Var</sub>	Clock phase jitter	_	0.20	_	0.20	-	0.20	ns
t <sub>KC lock</sub>	t <sub>KC lock</sub>	PLL lock time (K, C) <sup>[34]</sup>	20	-	20	_	20	-	μS
t <sub>KC Reset</sub>	t <sub>KC Reset</sub>	K static to PLL reset	30	-	30	-	30	-	ns

Notes


31. These parameters are extrapolated from the input timing parameters (t<sub>CYC</sub>/2 – 250 ps, where 250 ps is the internal jitter). These parameters are only guaranteed by design and are not tested in production
 32. t<sub>CHZ</sub>, t<sub>CLZ</sub>, are specified with a load capacitance of 5 pF as in (b) of Figure 5 on page 22. Transition is measured ±100 mV from steady-state voltage.

33. At any voltage and temperature t<sub>CHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> less than t<sub>CO</sub>.
 34. For frequencies 300 MHz or below, the Cypress QDR II devices surpass the QDR consortium specification for PLL lock time (t<sub>KC</sub> lock) of 20 µs (min. spec.) and will lock after 1024 clock cycles (min. spec.), after a stable clock is presented, per the previous 90 nm version.



### **Switching Waveforms**

Figure 6. Read/Write/Deselect Sequence [35, 36, 37]



#### Notes

<sup>35.</sup> Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.
36. Outputs are disabled (high Z) one clock cycle after a NOP.
37. In this example, if address A4 = A3, then data Q40 = D30 and Q41 = D31. Write data is forwarded immediately as read results. This note applies to the whole diagram.




### **Ordering Information**

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
333	CY7C1424KV18-333BZC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Commercial
	CY7C1423KV18-333BZXC		165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	
300	CY7C1423KV18-300BZC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Commercial
	CY7C1423KV18-300BZXC		165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	
250	CY7C1423KV18-250BZC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Commercial
	CY7C1424KV18-250BZC			
	CY7C1423KV18-250BZXC	1	165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	


### **Ordering Code Definitions**






### Package Diagram

Figure 7. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180





NDTES :

NDTES : SOLDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD) JEDEC REFERENCE : MO-216 / ISSUE E PACKAGE CUDE : BB0AC/BW0AC PACKAGE WEIGHT : SEE CYPRESS PACKAGE MATERIAL DECLARATION DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.

51-85180 \*F



### Acronyms

Acronym	Description
DDR	double data rate
FBGA	fine-pitch ball grid array
HSTL	high-speed transceiver logic
I/O	input/output
JTAG	joint test action group
LSB	least significant bit
LMBU	logical multiple bit upset
LSBU	logical single bit upset
MSB	most significant bit
PLL	phase locked loop
SEL	single event latch up
SRAM	static random access memory
TAP	test access port
ТСК	test clock
TMS	test mode select
TDI	test data-in
TDO	test data-out
TQFP	thin quad flat pack

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
kΩ	kilohm
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



## **Document History Page**

Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	2816620	VKN/AESA	11/27/2009	New data sheet.
*A	3068457	NJY	10/21/2010	Changed status from Preliminary to Final. Added Ordering Code Definitions. Updated Package Diagram. Minor edits and updated in new template.
*В	3167511	NJY	02/09/2011	Updated Switching Characteristics (Added Note 34 and referred the same note in description of t <sub>KC lock</sub> parameter). Updated Ordering Information. Added Acronyms and Units of Measure.
*C	3401884	PRIT	10/11/2011	Updated Pin Configurations (Changed part numbers from CY7C1423KV18 (4 M × 18) and CY7C1424KV18 (2 M × 36) to CY7C1423KV18 (2 M × 18) and CY7C1424KV18 (1 M × 36) in Figure 1).
*D	3609945	AVIA / PRIT	05/07/2012	Updated Features (Removed CY7C1422KV18, CY7C1429KV18 related information). Updated Configurations (Removed CY7C1422KV18, CY7C1429KV18 related information). Updated Functional Description (Removed CY7C1422KV18, CY7C1429KV18 related information). Updated Selection Guide (Removed 200 MHz, 167 MHz related information, removed CY7C1422KV18, CY7C1429KV18 related information). Removed Logic Block Diagram – CY7C1422KV18. Removed Logic Block Diagram – CY7C1422KV18. Updated Pin Configurations (Removed CY7C1422KV18, CY7C1429KV18 related information). Updated Pin Definitions (Removed CY7C1422KV18, CY7C1429KV18 related information). Updated Functional Overview (Removed CY7C1422KV18, CY7C1429KV18 related information). Updated Truth Table (Removed CY7C1422KV18, CY7C1429KV18 related information). Updated Truth Table (Removed CY7C1422KV18, CY7C1429KV18 related information). Updated Write Cycle Descriptions (Removed CY7C1422KV18, CY7C1429KV18 related information). Updated Identification Register Definitions (Removed CY7C1422KV18, CY7C1429KV18, CY7C1429KV18 related information). Updated Operating Range (Removed Industrial Temperature Range). Updated Electrical Characteristics (Updated DC Electrical Characteristics (Removed 200 MHz, 167 MHz related information, removed CY7C1422KV18, CY7C1429KV18 related information). Updated Switching Characteristics (Removed 200 MHz, 167 MHz related information). Updated Package Diagram (spec 51-85180 (changed revision from *C to *E)).
*E	3793879	PRIT	10/25/2012	Updated Package Diagram (spec 51-85180 (Changed revision from *E to *F))



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-57829 Rev. \*E

#### Revised October 25, 2012

Page 30 of 30

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All products and company names mentioned in this document may be the trademarks of their respective holders.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor: CY7C1423KV18-300BZXCT