

# ADC122S101 2 Channel, 500 ksps to 1 Msps 12-Bit A/D Converter

Check for Samples: ADC122S101

### **FEATURES**

- Specified over a range of sample rates.
- Two input channels
- Variable power management
- Single power supply with 2.7V 5.25V range

## **APPLICATIONS**

- Portable Systems
- Remote Data Acquisition
- Instrumentation and Control Systems

#### DESCRIPTION

The ADC122S101 is a low-power, two-channel CMOS 12-bit analog-to-digital converter with a high-speed serial interface. Unlike the conventional practice of specifying performance at a single sample rate only, the ADC122S101 is fully specified over a sample rate range of 500 ksps to 1 Msps. The converter is based on a successive-approximation register architecture with an internal track-and-hold circuit. It can be configured to accept one or two input signals at inputs IN1 and IN2.

The output serial data is straight binary, and is compatible with several standards, such as SPI™, QSPI™, MICROWIRE, and many common DSP serial interfaces.

The ADC122S101 operates with a single supply that can range from +2.7V to +5.25V. Normal power consumption using a +3V or +5V supply is 4.3 mW and 13.1 mW, respectively. The power-down feature reduces the power consumption to just 0.14  $\mu$ W using a +3V supply, or 0.32  $\mu$ W using a +5V supply.

The ADC122S101 is packaged in an 8-lead MSOP package. Operation over the industrial temperature range of -40°C to +85°C is guaranteed.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Table 1. Key Specifications

		VALUE	UNIT
DNL		+0.9 / -0.6	LSB (typ)
INL		± 0.64	LSB (typ)
SNR		72.4	dB (typ)
	3V Supply	4.3	mW (typ)
Power Consumption	5V Supply	13.1	mW (typ)

Table 2. Pin-Compatible Alternatives by Resolution and SpeedAll devices are fully pin and function compatible.


Resolution	Specified for Sample Rate Range of:				
	50 to 200 ksps	200 to 500 ksps	500 ksps to 1 Msps		
12-bit	ADC122S021	ADC122S051	ADC122S101		
10-bit	ADC102S021	ADC102S051	ADC102S101		
8-bit	ADC082S021	ADC082S051	ADC082S101		

松


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# **Connection Diagram**



# **Block Diagram**



# **Pin Descriptions and Equivalent Circuits**

Pin No.	Symbol	Description
ANALOG I/O		
5,4	IN1 and IN2	Analog inputs. These signals can range from 0V to V <sub>A</sub> .
DIGITAL I/O		
8	SCLK	Digital clock input. This clock directly controls the conversion and readout processes.
7	DOUT	Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin.
6	DIN	Digital data input. The ADC122S101's Control Register is loaded through this pin on rising edges of the SCLK pin.
1	<u>cs</u>	Chip select. On the falling edge of $\overline{\text{CS}}$ , a conversion process begins. Conversions continue as long as $\overline{\text{CS}}$ is held low.
POWER SUPPLY		
2	V <sub>A</sub>	Positive supply pin. This pin should be connected to a quiet +2.7V to +5.25V source and bypassed to GND with a 1 $\mu$ F capacitor and a 0.1 $\mu$ F monolithic capacitor located within 1 cm of the power pin.
3	GND	The ground return for the die.



## Absolute Maximum Ratings (1) (2)

- ··· · · · · · · · · · · · · · · · · ·	
Analog Supply Voltage V <sub>A</sub>	-0.3V to 6.5V
Voltage on Any Pin to GND	-0.3V to V <sub>A</sub> +0.3V
Input Current at Any Pin (3)	±10 mA
Package Input Current (3)	±20 mA
Power Consumption at T <sub>A</sub> = 25°C	See (4)
ESD Susceptibility <sup>(5)</sup> Human Body Model Machine Model	2500V 250V
Junction Temperature	+150°C
Storage Temperature	−65°C to +150°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) All voltages are measured with respect to GND = 0V, unless otherwise specified.
- (3) When the input voltage at any pin exceeds the power supply (that is, V<sub>IN</sub> < GND or V<sub>IN</sub> > V<sub>A</sub>), the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two. The Absolute Maximum Rating specification does not apply to the V<sub>A</sub> pin. The current into the V<sub>A</sub> pin is limited by the Analog Supply Voltage specification.
- (4) The absolute maximum junction temperature (T<sub>J</sub>max) for this device is 150°C. The maximum allowable power dissipation is dictated by T<sub>J</sub>max, the junction-to-ambient thermal resistance (θ<sub>JA</sub>), and the ambient temperature (T<sub>A</sub>), and can be calculated using the formula P<sub>D</sub>MAX = (T<sub>J</sub>max ¬ T<sub>A</sub>)/θ<sub>JA</sub>. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.
- (5) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through zero ohms.

# Operating Ratings (1) (2)

Operating Temperature Range	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$
V <sub>A</sub> Supply Voltage	+2.7V to +5.25V
Digital Input Pins Voltage Range	−0.3V to V <sub>A</sub>
Clock Frequency	50 kHz to 16 MHz
Analog Input Voltage	0V to V <sub>A</sub>

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) All voltages are measured with respect to GND = 0V, unless otherwise specified.

## **Package Thermal Resistance**

Package	$\theta_{JA}$
8-lead MSOP	250°C / W

Product Folder Links: ADC122S101



# ADC122S101 Converter Electrical Characteristics (1)

The following specifications apply for  $V_A = +2.7 \text{ V}$  to 5.25 V, GND = 0V,  $f_{SCLK} = 8 \text{ MHz}$  to 16 MHz,  $f_{SAMPLE} = 500 \text{ ksps}$  to 1 Msps,  $C_L = 35 \text{ pF}$  unless otherwise noted. **Boldface limits apply for T\_A = T\_{MIN} to T\_{MAX}**: all other limits  $T_A = 25^{\circ}\text{C}$ .

Symbol	= 35 pF unless otherwise noted. <b>Bole</b> Parameter	Conditions	Typical	Limits	Units
STATIC C	CONVERTER CHARACTERISTICS		1	1	
	Resolution with No Missing Codes			12	Bits
INII	Internal New Linearity		+0.64	+1.6	LSB (max)
INL	Integral Non-Linearity		-0.64	-1.2	LSB (min)
DNII	Differential New Houseline		+0.9	+1.6	LSB (max)
DNL	Differential Non-Linearity		-0.6	-1.0	LSB (min)
V <sub>OFF</sub>	Offset Error		+0.44	±1.3	LSB (max)
OEM	Channel to Channel Offset Error Match		±0.1	±1.0	LSB (max)
FSE	Full-Scale Error		-0.34	±1.5	LSB (max)
FSEM	Channel to Channel Full-Scale Error Match		±0.1	±1.0	LSB (max)
DYNAMIC	CONVERTER CHARACTERISTICS				
SINAD	Signal-to-Noise Plus Distortion Ratio	$V_A = +2.7 \text{ to } 5.25V,$ $f_{IN} = 40.3 \text{ kHz}, -0.02 \text{ dBFS}$	72	69.2	dB (min)
SNR	Signal-to-Noise Ratio	$V_A = +2.7 \text{ to } 5.25V$ $f_{IN} = 40.3 \text{ kHz}, -0.02 \text{ dBFS}$	72.4	70.6	dB (min)
THD	Total Harmonic Distortion	$V_A = +2.7 \text{ to } 5.25V,$ $f_{IN} = 40.3 \text{ kHz}, -0.02 \text{ dBFS}$	-82	-75	dB (max)
SFDR	Spurious-Free Dynamic Range	$V_A = +2.7 \text{ to } 5.25V$ $f_{IN} = 40.3 \text{ kHz}, -0.02 \text{ dBFS}$	83	76	dB (min)
ENOB	Effective Number of Bits	$V_A = +2.7 \text{ to } 5.25V$	11.7	11.2	Bits (min)
	Channel-to-Channel Crosstalk	$V_A = +5.25V$ $f_{IN} = 40.3 \text{ kHz}$	-86		dB
IMD	Intermodulation Distortion, Second Order Terms	$V_A = +5.25V,$ $f_a = 40.161 \text{ kHz}, f_b = 41.015 \text{ kHz}$	-87		dB
	Intermodulation Distortion, Third Order Terms	$V_A = +5.25V$ $f_a = 40.161 \text{ kHz}, f_b = 41.015 \text{ kHz}$	-88		dB
FPBW	-3 dB Full Power Bandwidth	$V_A = +5V$	11		MHz
	o ab i an i onei banaman	$V_A = +3V$	8		MHz
	INPUT CHARACTERISTICS		1		
V <sub>IN</sub>	Input Range		0 to V <sub>A</sub>		V
DCL	DC Leakage Current		±0.02	±1	μA (max)
C <sub>INA</sub>	Input Capacitance	Track Mode	33		pF
OINA	Input Capacitance	Hold Mode	3		pF
DIGITAL	INPUT CHARACTERISTICS		1		
$V_{IH}$	Input High Voltage	$V_A = +5.25V$		2.4	V (min)
▼ iH	mpacingn voltage	V <sub>A</sub> = +3.6V		2.1	V (min)
V <sub>IL</sub>	Input Low Voltage			0.8	V (max)
IN	Input Current	$V_{IN} = 0V$ or $V_{IN} = V_A$	±0.1	±10	μA (max)
C <sub>IND</sub>	Digital Input Capacitance		2	4	pF (max)
DIGITAL	OUTPUT CHARACTERISTICS				
\/	Output High Voltage	I <sub>SOURCE</sub> = 200 μA	V <sub>A</sub> - 0.03	V <sub>A</sub> - 0.5	V (min)
V <sub>OH</sub>	Output High Voltage	I <sub>SOURCE</sub> = 1 mA	V <sub>A</sub> - 0.1		V
	Output Low Voltage	I <sub>SINK</sub> = 200 μA	0.02	0.4	V (max)
V <sub>OL</sub>	Output Low Voltage	I <sub>SINK</sub> = 1 mA	0.1		V
I <sub>OZH</sub> , I <sub>OZL</sub>	TRI-STATE® Leakage Current		±0.01	±1	μA (max)

Product Folder Links: ADC122S101

<sup>(1)</sup> Min/max specification limits are guaranteed by design, test, or statistical analysis.

<sup>(2)</sup> Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).



# **ADC122S101 Converter Electrical Characteristics** (1) (continued)

The following specifications apply for  $V_A$  = +2.7 V to 5.25 V, GND = 0V,  $f_{SCLK}$  = 8 MHz to 16 MHz,  $f_{SAMPLE}$  = 500 ksps to 1 Msps,  $C_L$  = 35 pF unless otherwise noted. **Boldface limits apply for T\_A = T\_{MIN} to T\_{MAX}:** all other limits  $T_A$  = 25°C.

Symbol	Parameter	Conditions	Typical	Limits	Units
C <sub>OUT</sub>	TRI-STATE® Output Capacitance		2	4	pF (max)
	Output Coding		Str	aight (Natural	) Binary
POWER S	SUPPLY CHARACTERISTICS (C <sub>L</sub> = 10 p	DF)			
	Analan Ormala Wallana			2.7	V (min)
$V_A$	Analog Supply Voltage			5.25	V (max)
	Supply Current, Normal Mode	V <sub>A</sub> = +5.25V f <sub>SAMPLE</sub> = 1 Msps, f <sub>IN</sub> = 40.3 kHz	2.5	3.0	mA (max)
ı.	(Operational, CS low)	$V_A = +3.6V$ , $f_{SAMPLE} = 1$ Msps, $f_{IN} = 40.3$ kHz	1.2	1.6	mA (max)
I <sub>A</sub>	Supply Current, Shutdown (CS high)	$V_A = +5.25V$ $f_{SAMPLE} = 0$ ksps	60		nA
Supply Current, Shuta	Supply Current, Shutdown (CS high)	$V_A = +3.6V$ , $f_{SAMPLE} = 0$ ksps	38		nA
	Power Consumption, Normal Mode (Operational, CS low)	$V_A = +5.25V$	13.1	15.8	mW (max)
D		$V_A = +3.6V$	4.3	5.8	mW (max)
$P_D$	Power Consumption, Shutdown (CS	$V_A = +5.25V$	0.32		μW
	high)	V <sub>A</sub> = +3.6V	0.14		μW
AC ELEC	TRICAL CHARACTERISTICS				
	Maximum Clark Fraguency	Maximum Clock Frequency (3)		8	MHz (min)
f <sub>SCLK</sub>	Maximum Clock Frequency			16	MHz (max)
	Canada Data	(3)		500	ksps (min)
f <sub>S</sub> Sample Rate	Sample Rate	(5)		1	Msps (max)
t <sub>CONV</sub>	Conversion Time			13	SCLK cycles
	CCL K Duty Code		50	30	% (min)
DC	SCLK Duty Cycle	f <sub>SCLK</sub> = 16 MHz	50	70	% (max)
t <sub>ACQ</sub>	Track/Hold Acquisition Time	Full-Scale Step Input		3	SCLK cycles
	Throughput Time	Acquisition Time + Conversion Time		16	SCLK cycles

<sup>(3)</sup> This is the frequency range over which the electrical performance is guaranteed. The device is functional over a wider range which is specified under Operating Ratings.

Copyright © 2005–2010, Texas Instruments Incorporated



## **ADC122S101 Timing Specifications**

The following specifications apply for  $V_A$  = +2.7V to 5.25V, GND = 0V,  $f_{SCLK}$  = 8 MHz to 16 MHz,  $f_{SAMPLE}$  = 500 ksps to 1 Msps,  $C_L$  = 35 pF, **Boldface limits apply for T**<sub>A</sub> = **T**<sub>MIN</sub> **to T**<sub>MAX</sub>: all other limits T<sub>A</sub> = 25°C.

Symbol	Parameter	Con	ditions	Typical	Limits (1)	Units	
	Catura Tima COLIVIII da CO Fallina Edua	(2)	$V_A = +3.0V$	-3.5	40	(i-)	
t <sub>CSU</sub>	Setup Time SCLK High to CS Falling Edge	(=)	$V_A = +5.0V$	-0.5	10	ns (min)	
	Hold time SCLK Low to CS Folling Edge	(2)	$V_A = +3.0V$	+4.5	10	,	
<sup>L</sup> CLH	t <sub>CLH</sub> Hold time SCLK Low to $\overline{\text{CS}}$ Falling Edge	,	$V_A = +5.0V$	+1.5		ns (min)	
+	t <sub>EN</sub> Delay from CS Until DOUT active		$V_A = +3.0V$	+4	30	ns (max)	
LEN			$V_A = +5.0V$	+2	30	iis (iiiax)	
	Data Access Time offer COLIV Falling Edge	$V_A = +3.0V$	+14.5	30	ns (max)		
t <sub>ACC</sub>	Data Access Time after SCLK Falling Edge	er SCLK Failing Edge	$V_A = +5.0V$	+13	30	iis (iiiax)	
t <sub>SU</sub>	Data Setup Time Prior to SCLK Rising Edge			+3	10	ns (min)	
$t_{H}$	Data Valid SCLK Hold Time			+3	10	ns (min)	
t <sub>CH</sub>	SCLK High Pulse Width			0.5 x t <sub>SCLK</sub>	0.3 x t <sub>SCLK</sub>	ns (min)	
$t_{CL}$	SCLK Low Pulse Width			0.5 x t <sub>SCLK</sub>	0.3 x t <sub>SCLK</sub>	ns (min)	
		Output Fo	Output Falling	$V_A = +3.0V$	1.8		
t CS Dising Ed	CS Rising Edge to DOUT High-Impedance	Output Failing	$V_A = +5.0V$	1.3	20	nc (may)	
t <sub>DIS</sub>		Output Rising	$V_A = +3.0V$	1.0		ns (max)	
		Output Rising	$V_A = +5.0V$	1.0			

<sup>(1)</sup> Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

### **Timing Diagrams**




Figure 1. ADC122S101 Operational Timing Diagram

<sup>(2)</sup> Clock may be either high or low when  $\overline{\text{CS}}$  is asserted as long as setup and hold times  $t_{\text{CSU}}$  and  $t_{\text{CLH}}$  are strictly observed.






Figure 2. Timing Test Circuit




Figure 3. ADC122S101 Serial Timing Diagram




Figure 4. SCLK and CS Timing Parameters

## **Specification Definitions**

**ACQUISITION TIME** is the time required to acquire the input voltage. That is, it is time required for the hold capacitor to charge up to the input voltage.

APERTURE DELAY is the time between the fourth falling SCLK edge of a conversion and the time when the input signal is acquired or held for conversion.

CONVERSION TIME is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word.

CROSSTALK is the coupling of energy from one channel into the other channel, or the amount of signal energy from one analog input that appears at the measured analog input.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

**DUTY CYCLE** is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK.

Copyright © 2005-2010, Texas Instruments Incorporated



**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

**FULL SCALE ERROR (FSE)** is a measure of how far the last code transition is from the ideal  $1\frac{1}{2}$  LSB below  $V_{REF}^+$  and is defined as:

$$V_{FSE} = V_{max} + 1.5 LSB - V_{REF}$$
 (1)

where  $V_{max}$  is the voltage at which the transition to the maximum code occurs. FSE can be expressed in Volts, LSB or percent of full scale range.

**GAIN ERROR** is the deviation of the last code transition (111...110) to (111...111) from the ideal  $(V_{REF} - 1.5 LSB)$ , after adjusting for offset error.

**INTEGRAL NON-LINEARITY (INL)** is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

**INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components that are present at the output and are not present at the input and result from two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the intermodulation products to the total power in one of the original frequencies. IMD is usually expressed in dB.

**MISSING CODES** are those output codes that will never appear at the ADC outputs. These codes cannot be reached with any input value. The ADC122S101 is guaranteed not to have any missing codes.

**OFFSET ERROR** is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND + 0.5 LSB).

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal at the converter output to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including d.c. or harmonics included in the THD specification.

**SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD)** Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the desired signal amplitude to the amplitude of the peak spurious spectral component, where a spurious spectral component is any signal present in the output spectrum that is not present at the input and may or may not be a harmonic.

**TOTAL HARMONIC DISTORTION (THD)** is the ratio, expressed in dB or dBc, of the rms total of the first five harmonic components at the output to the rms level of the input signal frequency as seen at the output. THD is calculated as

THD = 
$$20 \cdot \log_{10} \sqrt{\frac{A_{f2}^2 + \dots + A_{f6}^2}{A_{f1}^2}}$$

(2)


where  $A_{f1}$  is the RMS power of the input frequency at the output and  $A_{f2}$  through  $A_{f6}$  are the RMS power in the first 5 harmonic frequencies. Accurate THD measurement requires a spectrally pure sine wave (monotone) at the ADC input.


**THROUGHPUT TIME** is the minimum time required between the start of two successive conversion. It is the acquisition time plus the conversion time. In the case of the ADC122S101, this is 16 SCLK periods.





# **Typical Performance Characteristics**


 $T_A$  = +25°C,  $f_{SAMPLE}$  = 500 ksps to 1 Msps,  $f_{SCLK}$  = 8 MHz to 16 MHz,  $f_{IN}$  = 40.3 kHz unless otherwise stated.













14

60


70

100

16


# **Typical Performance Characteristics (continued)**

 $T_A = +25$ °C,  $f_{SAMPLE} = 500$  ksps to 1 Msps,  $f_{SCLK} = 8$  MHz to 16 MHz,  $f_{IN} = 40.3$  kHz unless otherwise stated.








 $T_A$  = +25°C,  $f_{SAMPLE}$  = 500 ksps to 1 Msps,  $f_{SCLK}$  = 8 MHz to 16 MHz,  $f_{IN}$  = 40.3 kHz unless otherwise stated.



CLOCK DUTY CYCLE (%)










70




 $T_A = +25$ °C,  $f_{SAMPLE} = 500$  ksps to 1 Msps,  $f_{SCLK} = 8$  MHz to 16 MHz,  $f_{IN} = 40.3$  kHz unless otherwise stated.










3.5 4.0 4.5


SUPPLY VOLTAGE (V)




 $T_A$  = +25°C,  $f_{SAMPLE}$  = 500 ksps to 1 Msps,  $f_{SCLK}$  = 8 MHz to 16 MHz,  $f_{IN}$  = 40.3 kHz unless otherwise stated.




INPUT FREQUENCY (kHz)








 $T_A$  = +25°C,  $f_{SAMPLE}$  = 500 ksps to 1 Msps,  $f_{SCLK}$  = 8 MHz to 16 MHz,  $f_{IN}$  = 40.3 kHz unless otherwise stated.





11.0

20


INPUT FREQUENCY (kHz)


40


60





 $T_A$  = +25°C,  $f_{SAMPLE}$  = 500 ksps to 1 Msps,  $f_{SCLK}$  = 8 MHz to 16 MHz,  $f_{IN}$  = 40.3 kHz unless otherwise stated.














### **Applications Information**

### **ADC122S101 OPERATION**

The ADC122S101 is a successive-approximation analog-to-digital converter designed around a charge-redistribution digital-to-analog converter. Simplified schematics of the ADC122S101 in both track and hold modes are shown in Figure 5 Figure 6, respectively. In Figure 5, the ADC122S101 is in track mode: switch SW1 connects the sampling capacitor to one of two analog input channels through the multiplexer, and SW2 balances the comparator inputs. The ADC122S101 is in this state for the first three SCLK cycles after  $\overline{\text{CS}}$  is brought low.

Copyright © 2005–2010, Texas Instruments Incorporated



Figure 6 shows the ADC122S101 in hold mode: switch SW1 connects the sampling capacitor to ground, maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add fixed amounts of charge to the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital representation of the analog input voltage. The ADC122S101 is in this state for the fourth through sixteenth SCLK cycles after CS is brought low.

The time when  $\overline{\text{CS}}$  is low is considered a serial frame. Each of these frames should contain an integer multiple of 16 SCLK cycles, during which time a conversion is performed and clocked out at the DOUT pin and data is clocked into the DIN pin to indicate the multiplexer address for the next conversion.

Figure 5. ADC122S101 in Track Mode





Figure 6. ADC122S101 in Hold Mode



## **USING THE ADC122S101**

An ADC122S101 timing diagram and a serial interface timing diagram for the ADC122S101 are shown in the Timing Diagrams section.  $\overline{CS}$  is chip select, which initiates conversions and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. DOUT is the serial data output pin, where a conversion result is sent as a serial data stream, MSB first. Data to be written to the ADC122S101's Control Register is placed at DIN, the serial data input pin. New data is written to DIN with each conversion.

A serial frame is initiated on the falling edge of  $\overline{CS}$  and ends on the rising edge of  $\overline{CS}$ . Each frame must contain  $\underline{an}$  integer multiple of 16 rising SCLK edges. The ADC output data (DOUT) is in a high impedance state when  $\overline{CS}$  is high and is active when  $\overline{CS}$  is low. Thus,  $\overline{CS}$  acts as an output enable. Additionally, the device goes into a power down state when  $\overline{CS}$  is high and also between continuous conversion cycles.

During the first 3 cycles of SCLK, the ADC is in the track mode, acquiring the input voltage. For the next 13 SCLK cycles the conversion is accomplished and the data is clocked out, MSB first, starting on the 5th clock. If there are more than one conversion in a frame, the ADC will re-enter the track mode on the falling edge of SCLK after the N\*16th rising edge of SCLK, and re-enter the hold/convert mode on the N\*16+4th falling edge of SCLK, where "N" is an integer.

When  $\overline{CS}$  is brought high, SCLK is internally gated off. If SCLK is stopped in the low state while CS is high, the subsequent fall of  $\overline{CS}$  will generate a falling edge of the internal version of SCLK, putting the ADC into the track mode. This is seen by the ADC as the first falling edge of SCLK. If SCLK is stopped with SCLK high, the ADC enters the track mode on the first falling edge of SCLK after the falling edge of  $\overline{CS}$ .

<u>During</u> each conversion, data is clocked into the ADC at DIN on the first 8 rising edges of SCLK after the fall of  $\overline{\text{CS}}$ . For each conversion, it is necessary to clock in the data indicating the input that is selected for the conversion after the current one. See <u>Table 3 Table 4</u> and <u>Table 5</u>.



If  $\overline{\text{CS}}$  and SCLK go low within the times defined by  $t_{\text{CSU}}$  and  $t_{\text{CLH}}$ , the rising edge of SCLK that begins clocking data in at DIN may be one clock cycle later than expected. It is, therefore, best to strictly observe the minimum  $t_{\text{CSU}}$  and  $t_{\text{CLH}}$  times given in the Timing Specifications.

There are no power-up delays or dummy conversions required with the ADC122S101. The ADC is able to sample and convert an input to full conversion immediately following power up. The first conversion result after power-up will be that of IN1.

**Table 3. Control Register Bits** 

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DONTC	DONTC	ADD2	ADD1	ADD0	DONTC	DONTC	DONTC

**Table 4. Control Register Bit Descriptions** 

Bit #:	Symbol:	Description
7 - 6, 2 - 0	DONTC	Don't care. The value of these bits do not affect the device.
3	ADD0	These three bits determine which input channel will be sampled and converted in the next
4	ADD1	track/hold cycle. The mapping between codes and channels is shown in Table 5.
5	ADD2	


**Table 5. Input Channel Selection** 

ADD2	ADD1	ADD0	Input Channel
х	0	0	IN1 (Default)
х	0	1	IN2
х	1	х	Not allowed. The output signal at the D <sub>OUT</sub> pin is indeterminate if ADD1 is high.

#### **ADC122S101 TRANSFER FUNCTION**

The output format of the ADC122S101 is straight binary. Code transitions occur midway between successive integer LSB values. The LSB width for the ADC122S101 is  $V_A/4096$ . The ideal transfer characteristic is shown in Figure 7. The transition from an output code of 0000 0000 0000 to a code of 0000 0000 0001 is at 1/2 LSB, or a voltage of  $V_A/8192$ . Other code transitions occur at steps of one LSB.

Figure 7. Ideal Transfer Characteristic




Product Folder Links: ADC122S101



### TYPICAL APPLICATION CIRCUIT

A typical application of the ADC122S101 is shown in Figure 8. Power is provided, in this example, by the National Semiconductor LP2950 low-dropout voltage regulator, available in a variety of fixed and adjustable output voltages. The power supply pin is bypassed with a capacitor network located close to the ADC122S101. Because the reference for the ADC122S101 is the supply voltage, any noise on the supply will degrade device noise performance. To keep noise off the supply, use a dedicated linear regulator for this device, or provide sufficient decoupling from other circuitry to keep noise off the ADC122S101 supply pin. Because of the ADC122S101's low power requirements, it is also possible to use a precision reference as a power supply to maximize performance. The four-wire interface is shown connected to a microprocessor or DSP.

Figure 8. Typical Application Circuit




#### **ANALOG INPUTS**

An equivalent circuit for one of the ADC122S101's input channels is shown in Figure 9. Diodes D1 and D2 provide ESD protection for the analog inputs. At no time should any input go beyond ( $V_A$  + 300 mV) or (GND – 300 mV), as these ESD diodes will begin conducting, which could result in erratic operation. For this reason, these ESD diodes should NOT be used to clamp the input signal.

The capacitor C1 in Figure 9 has a typical value of 3 pF, and is mainly the package pin capacitance. Resistor R1 is the on resistance of the multiplexer and track / hold switch, and is typically 500 ohms. Capacitor C2 is the ADC122S101 sampling capacitor and is typically 30 pF. The ADC122S101 will deliver best performance when driven by a low-impedance source to eliminate distortion caused by the charging of the sampling capacitance. This is especially important when using the ADC122S101 to sample AC signals. Also important when sampling dynamic signals is a band-pass or low-pass filter to reduce harmonics and noise, improving dynamic performance.

Figure 9. Equivalent Input Circuit



## **DIGITAL INPUTS AND OUTPUTS**

The ADC122S101's digital output DOUT is limited by, and cannot exceed, the supply voltage,  $V_A$ . The digital input pins are not prone to latch-up and, and although not recommended, SCLK, CS and DIN may be asserted before  $V_A$  without any latch-up risk.

#### **POWER SUPPLY CONSIDERATIONS**

The ADC122S101 is fully powered-up whenever  $\overline{CS}$  is low, and fully powered-down whenever  $\overline{CS}$  is high, with one exception: the ADC122S101 automatically enters power-down mode between the 16th falling edge of a conversion and the 1st falling edge of the subsequent conversion (see Timing Diagrams).

Submit Documentation Feedback

Copyright © 2005–2010, Texas Instruments Incorporated



The ADC122S101 can perform multiple conversions back to back; <u>ea</u>ch conversion requires 16 SCLK cycles. The ADC122S101 will perform conversions continuously as long as CS is held low.

The user may trade off throughput for power consumption by simply performing fewer conversions per unit time. The Power Consumption vs. Sample Rate curve in the Typical Performance Curves section shows the typical power consumption of the ADC122S101 versus throughput. To calculate the power consumption, simply multiply the fraction of time spent in the normal mode by the normal mode power consumption, and add the fraction of time spent in shutdown mode multiplied by the shutdown mode power dissipation.

#### **Power Management**

When the ADC122S101 is operated continuously in normal mode, the maximum throughput is  $f_{SCLK}/16$ . Throughput may be traded for power consumption by running  $f_{SCLK}$  at its maximum 16 MHz and performing fewer conversions per unit time, putting the ADC122S101 into shutdown mode between conversions. A plot of typical power consumption versus throughput is shown in the Typical Performance Curves section. To calculate the power consumption for a given throughput, multiply the fraction of time spent in the normal mode by the normal mode power consumption and add the fraction of time spent in shutdown mode multiplied by the shutdown mode power consumption. Generally, the user will put the part into normal mode and then put the part back into shutdown mode. Note that the curve of power consumption vs. throughput is nearly linear. This is because the power consumption in the shutdown mode is so small that it can be ignored for all practical purposes.

#### **Power Supply Noise Considerations**

The charging of any output load capacitance requires current from the power supply,  $V_A$ . The current pulses required from the supply to charge the output capacitance will cause voltage variations on the supply. If these variations are large enough, they could degrade SNR and SINAD performance of the ADC. Furthermore, discharging the output capacitance when the digital output goes from a logic high to a logic low will dump current into the die substrate, which is resistive. Load discharge currents will cause "ground bounce" noise in the substrate that will degrade noise performance if that current is large enough. The larger is the output capacitance, the more current flows through the die substrate and the greater is the noise coupled into the analog channel, degrading noise performance.

To keep noise out of the power supply, keep the output load capacitance as small as practical. If the load capacitance is greater than 35 pF, use a 100  $\Omega$  series resistor at the ADC output, located as close to the ADC output pin as practical. This will limit the charge and discharge current of the output capacitance and improve noise performance.

Product Folder Links: ADC122S101

17-Nov-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
ADC122S101CIMM	ACTIVE	VSSOP	DGK	8	1000	TBD	CU SNPB	Level-1-260C-UNLIM	
ADC122S101CIMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
ADC122S101CIMMX	ACTIVE	VSSOP	DGK	8	3500	TBD	CU SNPB	Level-1-260C-UNLIM	
ADC122S101CIMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Nov-2012

## TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ſ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC122S101CIMM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADC122S101CIMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADC122S101CIMMX	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADC122S101CIMMX/NOP B	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 17-Nov-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC122S101CIMM	VSSOP	DGK	8	1000	203.0	190.0	41.0
ADC122S101CIMM/NOPB	VSSOP	DGK	8	1000	203.0	190.0	41.0
ADC122S101CIMMX	VSSOP	DGK	8	3500	349.0	337.0	45.0
ADC122S101CIMMX/NOP B	VSSOP	DGK	8	3500	349.0	337.0	45.0

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments:

ADC122S101EVAL