

# STMPE610


# S-Touch<sup>®</sup>: advanced touchscreen controller with 6-bit port expander

# Features

- 6 GPIOs
- 1.8 3.3 V operating voltage
- Integrated 4-wire touchscreen controller
- Interrupt output pin
- Wakeup feature on each I/O
- SPI and I<sup>2</sup>C interface
- Up to 2 devices sharing the same bus in I<sup>2</sup>C mode (1 address line)
- 6-input 12-bit ADC
- 128-depth buffer touchscreen controller
- Touchscreen movement detection algorithm
- 25 kV air-gap ESD protection (system level)
- 4 kV HBM ESD protection (device level)

# Applications

- Portable media players
- Game consoles
- Mobile and smartphones
- ∎ GPS



# Description

The STMPE610 is a GPIO (general purpose input/output) port expander able to interface a main digital ASIC via the two-line bidirectional bus (I<sup>2</sup>C). A separate GPIO expander is often used in mobile multimedia platforms to solve the problems of the limited amount of GPIOs typically available on the digital engine.

The STMPE610 offers great flexibility, as each I/O can be configured as input, output or specific functions. The device has been designed with very low quiescent current and includes a wakeup feature for each I/O, to optimize the power consumption of the device.

A 4-wire touchscreen controller is built into the STMPE610. The touchscreen controller is enhanced with a movement tracking algorithm to avoid excessive data, 128 x 32 bit buffer and a programmable active window feature.

#### Table 1. Device summary

Order code	Package	Packaging
STMPE610QTR	QFN16	Tape and reel

# Contents

1	STMPE610 functional overview4		
2	Pin configuration and functions		
	2.1 Pin functions		
3	I2C and SPI interface7		
	3.1 Interface selection		
4	I2C interface         8           4.1         I2C features         9           4.2         Data input         10		
	4.1 I2C features		
	4.2 Data input		
	4.3 Read operation		
	4.3       Read operation		
-	SPI interface		
5			
	5.1 SPI protocol definition		
	5.1.1 Register read		
	5.1.2       Register write       14         5.1.3       Termination of data transfer       14		
	5.1.3       Termination of data transfer       14         5.2       SPI timing modes       14		
	5.2         SPI timing modes         14           5.2.1         SPI timing definition         14		
6	STMPE610 registers 16		
n <sup>S</sup>	System and identification registers		
8	Interrupt system		
9	Analog-to-digital converter24		
10	Touchscreen controller		
	10.1 Driver and switch control unit		
	10.2 Touch detect delay 33		



#### STMPE610

11	Touchscreen controller programming sequence
12	GPIO controller         42           12.0.1         Power-up reset (POR)         44
13	Maximum rating4513.1Recommended operating conditions45
14	Electrical specifications 47
15	Package mechanical data
16	Revision history
00501	Touchscreen controller programming sequence       40         GPIO controller       42         12.0.1       Power-up reset (POR)         44       Maximum rating         45       13.1         13.1       Recommended operating conditions         45       Electrical specifications         47       Package mechanical data         49       Revision history         55




# 1 STMPE610 functional overview

The STMPE610 consists of the following blocks:

- I<sup>2</sup>C and SPI interface
- Analog-to-digital converver (ADC)
- Touchscreen controller (TSC)
- Driver and switch control unit
- GPIO controller


#### Figure 1. STMPE610 functional block diagram





#### Pin configuration and functions 2

#### Figure 2. STMPE610 pin configuration (top through view)



#### Table 2. **Pin assignments**

	T III assignments	
Pin	Name	Function
1	Y-	Y-/GPIO-7
2	INT	Interrupt output (V <sub>CC</sub> domain, open drain)
3	A0/Data Out	$I^2C$ address in Reset, Data out in SPI mode (V <sub>CC</sub> domain)
4	SCLK	I <sup>2</sup> C/SPI clock (V <sub>CC</sub> domain)
5	SDAT	I <sup>2</sup> C data/SPI CS (V <sub>CC</sub> domain)
6	V <sub>cc</sub>	1.8 -3.3 V supply voltage
7	Data in	SPI Data In (V <sub>CC</sub> domain)
8	NC	_
9	Mode	MODE In RESET state, MODE selects the type of serial interface "0" - I <sup>2</sup> C "1" - SPI
10	GND	Ground
11	IN2	IN2/GPIO-2
12	IN3	IN3/GPIO-3
13	X+	X+/GPIO-4
14	Vio	Supply for touchscreen driver and GPIO
15	Y+	Y+/GPIO-5
16	Х-	X-/GPIO-6



#### 2.1 **Pin functions**

The STMPE610 is designed to provide maximum features and flexibility in a very small pincount package. Most of the pins are multi-functional. The following table shows how to select the pin's function.

Table 3. IN2, IN3 pin configuration

Pin / control	GPIO_AF = 1	GPIO	_AF = 0
register	ADC control 1 bit 1 = don't care	ADC control 1 bit 1 = 0	ADC control 1 bit 1 = 1
IN2	GPIO-2	ADC	External reference +
IN3	GPIO-3	ADC	External reference -
Table 4. X, Y	pin configuration		Ciller

Table 4. X, Y pin configuration


		GPIO_AF = 1	GPIO	_AF = 0
	Pin / control register	TSC control 1 bit 0 = don't care	TSC control 1 bit 0 = 0	TSC control 1 bit 0 = 1
	X+	GPIO-4	ADC	TSC X+
	Y+	GPIO-5	ADC	TSC Y+
	X-	GPIO-6	ADC	TSC X-
	Y-	GPIO-7	ADC	TSC Y-
10	ete Proc	uctlei		
~10 <sup>5011</sup>				

# 3 I<sup>2</sup>C and SPI interface

### 3.1 Interface selection

The STMPE610 interfaces with the host CPU via a  $I^2C$  or SPI interface. The pin IN\_1 allows the selection of interface protocol at reset state.





### Table 5. Interface selection pins

	Pin	I <sup>2</sup> C function	SPI function	Reset state
	3	Address 0	Data out	CPHA for SPI
	4	Clock	Clock	-
10	5	SDATA	CS	CPOL_N for SPI
cole	7	_	Data in	-
~10 <sup>5</sup>	9	MODE	I <sup>2</sup> C set to '0'	Set to '1' for SPI
U.				



# 4 I<sup>2</sup>C interface

The addressing scheme of STMPE610 is designed to allow up to 2 devices to be connected to the same  $I^2C$  bus.






Figure 4. STMPE610 I<sup>2</sup>C interface



ADDR0 S	Address	
0	0 x 82	
	0 x 88	

For the bus master to communicate to the slave device, the bus master must initiate a Start condition and be followed by the slave device address. Accompanying the slave device adress, is a read/write bit (R/W). The bit is set to 1 for read and 0 for write operation. If a match occurs on the slave device address, the corresponding device gives an acknowledge on the SDA during the 9<sup>th</sup> bit time. If there is no match, it deselects itself from the bus by not responding to the transaction.

Figure 5. I<sup>2</sup>C timing diagram





Symbol	Parameter	Min	Тур	Мах	Unit
f <sub>SCL</sub>	SCL clock frequency	0	—	400	kHz
t <sub>LOW</sub>	Clock low period	1.3	_	_	μs
t <sub>HIGH</sub>	Clock high period	600	_	_	ns
t <sub>F</sub>	SDA and SCL fall time	_	_	300	ns
t <sub>HD:STA</sub>	START condition hold time (after this period the first clock is generated)	600	_	_	ns
t <sub>SU:STA</sub>	START condition setup time (only relevant for a repeated start period)	600	_	1	Sns
t <sub>SU:DAT</sub>	Data setup time	100	- 2	30.	ns
t <sub>HD:DAT</sub>	Data hold time	0	к <b>Ө</b> У	_	μs
t <sub>SU:STO</sub>	STOP condition setup time	600	_	-	ns
t <sub>BUF</sub>	Time the bus must be free before a new transmission can start	1.3	_	_	μs
2	050.	·			

Table 7. I<sup>2</sup>C timing

# 4.1 I<sup>2</sup>C features

The features that are supported by the I<sup>2</sup>C interface are listed below:

- I<sup>2</sup>C slave device
- Operates at 1.8 V
- Compliant to Philips I<sup>2</sup>C specification version 2.1
- Supports standard (up to 100 Kbps) and fast (up to 400 Kbps) modes

#### Start condition

A Start condition is identified by a falling edge of SDATA while SCLK is stable at high state. A Start condition must precede any data/command transfer. The device continuously monitors for a Start condition and does not respond to any transaction unless one is encountered.

#### **Stop condition**

A Stop condition is identified by a rising edge of SDATA while SCLK is stable at high state. A Stop condition terminates communication between the slave device and the bus master. A read command that is followed by NoAck can be followed by a Stop condition to force the slave device into idle mode. When the slave device is in idle mode, it is ready to receive the next I<sup>2</sup>C transaction. A Stop condition at the end of a write command stops the write operation to registers.

#### Acknowledge bit

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter releases the SDATA after sending eight bits of data. During the ninth bit, the receiver pulls



the SDATA low to acknowledge the receipt of the eight bits of data. The receiver may leave the SDATA in high state if it does not acknowledge the receipt of the data.

# 4.2 Data input

The device samples the data input on SDATA on the rising edge of the SCLK. The SDATA signal must be stable during the rising edge of SCLK and the SDATA signal must change only when SCLK is driven low.

Table 8.	Operating modes
----------	-----------------

Write       ≥1       Start, Device address, R/W = 0, Register address to be written, Data Write, Stop         Write       ≥1       If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto-increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operation. Refer to the memory map table for the address ranges that are auto and non-increment.	Read       ≥1       Restart, Device address, R/W = 1, Data Read, Stop         If no Stop is issued, the Data Read can be continuously performed. If the register address falls within the range that allows an address auto-increment, then the register address auto-increments internally after every byte of data being read.         Write       ≥1         If no Stop is issued, the Data Write can be continuously performed. If the register address, R/W = 0, Register address to be written, Data Write, Stop         If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto-increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operation. Refer to the memory map	r	Mode	Byte	Programming sequence
Read       ≥1       If no Stop is issued, the Data Read can be continuously performed. If the register address falls within the range that allows an address auto-increment, then the register address auto-increments internally after every byte of data being read.         Write       ≥1       Start, Device address, R/W = 0, Register address to be written, Data Write, Stop         If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto-increment, then the register address auto-increments internally after every byte of data being written in. For those register address that fall within a non-incremental address range, the address will be kept static throughout the entire write operation. Refer to the memory map table for the address ranges that are auto and non-increment.	Read       ≥1       If no Stop is issued, the Data Read can be continuously performed. If the register address falls within the range that allows an address auto-increment, then the register address auto-increments internally after every byte of data being read.         Write       ≥1       Start, Device address, R/W = 0, Register address to be written, Data Write, Stop         If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto-increment, then the register address auto-increments internally after every byte of data being written in. For those register address suto-incremental address range, the address will be kept static throughout the entire write operation. Refer to the memory map table for the address ranges that are auto and non-increment.				Start, Device address, $R/\overline{W} = 0$ , Register address to be read
Write $\geq 1$ If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto- increments internally after every byte of data being read.Write $\geq 1$ If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto- increment, then the register address auto- increment address auto- increment address range, the address will be kept static throughout the entire write operation. Refer to the memory map table for the address ranges that are auto and non-increment.	Write       ≥1       If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto-increments internally after every byte of data being read.         Write       ≥1       If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto-increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operation. Refer to the memory map table for the address ranges that are auto and non-increment.				Restart, Device address, $R/\overline{W} = 1$ , Data Read, Stop
Write       ≥1       Write, Stop         Write       ≥1       If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto-increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operation. Refer to the memory map table for the address ranges that are auto and non-increment.	Write       ≥1       Write, Stop         Write       ≥1       If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto-increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operation. Refer to the memory map table for the address ranges that are auto and non-increment.	ł	Read	≥1	the register address falls within the range that allows an address auto- increment, then the register address auto-increments internally after
Write ≥1 the register address falls within the range that allows address auto- increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operation. Refer to the memory map table for the address ranges that are auto and non-increment.	Write ≥1 the register address falls within the range that allows address auto- increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operation. Refer to the memory map table for the address ranges that are auto and non-increment.				
3 Product	3 Produce				the register address falls within the range that allows address auto- increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operation. Refer to the memory map
*ePr	stepri		210	duct	static throughout the entire write operation. Refer to the memory map
		e	,		






Figure 6. Read and write modes (random and sequential)

### 4.3 Read operation

A write is first performed to load the register address into the Address Counter but without sending a Stop condition. Then, the bus master sends a reStart condition and repeats the Device Address with the R/W bit set to 1. The slave device acknowledges and outputs the content of the addressed byte. If no additional data is to be read, the bus master must not acknowledge the byte and terminates the transfer with a Stop condition.

If the bus master acknowledges the data byte, then it can continue to perform the data reading. To terminate the stream of data bytes, the bus master must not acknowledge the last output byte, and be followed by a Stop condition. If the address of the register written into the Address Counter falls within the range of addresses that has the auto-increment function, the data being read will be coming from consecutive addresses, which the internal Address Counter automatically increments after each byte output. After the last memory address, the Address Counter 'rolls-over' and the device continues to output data from the memory addresses, the output data byte comes from the same address (which is the address referred by the Address Counter).

#### Acknowledgement in read operation

For the above read command, the slave device waits, after each byte read, for an acknowledgement during the ninth bit time. If the bus master does not drive the SDA to a low state, then the slave device terminates and switches back to its idle mode, waiting for the next command.



### 4.4 Write operations

A write is first performed to load the register address into the Address Counter without sending a Stop condition. After the bus master receives an acknowledgement from the slave device, it may start to send a data byte to the register (referred by the Address Counter). The slave device again acknowledges and the bus master terminates the transfer with a Stop condition.

If the bus master needs to write more data, it can continue the write operation without issuing the Stop condition. Whether the Address Counter autoincrements or not after each data byte write depends on the address of the register written into the Address Counter. a stop , a rolls-overt , a rolls-overt , a rolls-overt , a rolls-overt After the bus master writes the last data byte and the slave device acknowledges the receipt condition. When the Address Counter reaches the last memory address, it 'rolls-over' to the



# 5 SPI interface

The SPI interface in STMPE610 uses a 4-wire communication connection (DATA IN, DATA OUT, CLK, CS). In the diagram, "Data in" is referred to as MOSI (master out slave in) and "DATA out" is referred to as MISO (master in slave out).

## 5.1 SPI protocol definition

The SPI (serial peripheral interface) follows a byte sized transfer protocol. All transfers begin with an assertion of CS\_n signal (falling edge). The protocol for reading and writing is different and the selection between a read and a write cycle is dependent on the first captured bit on the slave device. A '1' denotes a read operation and a '0' denotes a write operation. The SPI protocol defined in this section is shown in Figure 3.

The following are the main features supported by this SPI implementation.

- Support of 1 MHz maximum clock frequency.
- Support for autoincrement of address for both read and write.
- Full duplex support for read operation.
- Daisy chain configuration support for write operation.
- Robust implementation that can filter glitches of up to 50 ns on the CS\_n and SCL pins.
- Support for all 4 modes of SPI as defined by the CPHA, CPOL bits on SPICON.

#### 5.1.1 Register read

The following steps need to be followed for register read through SPI.

- 1. Assert CS\_n by driving a '0' on this pin.
- 2. Drive a '1' on the first SCL launch clock on MOSI to select a read operation.
- 3. The next 7 bits on MOSI denote the 7-bit register address (MSB first).
- 4. The next address byte can now be transmitted on the MOSI. If the autoincrement bit is set, the following address transmitted on the MOSI is ignored. Internally, the address is incremented. If the autoincrement bit is not set, then the following byte denotes the address of the register to be read next.
- 5. Read data is transmitted by the slave device on the MISO (MSB first), starting from the launch clock following the last address bit on the MOSI.
- 6. Full duplex read operation is achieved by transmitting the next address on MOSI while the data from the previous address is available on MISO.
- 7. To end the read operation, a dummy address of all 0's is sent on MOSI.



#### 5.1.2 Register write

The following steps need to be followed for register write through SPI.

- 1. Assert CS\_n by driving a '0' on this pin.
- 2. Drive a '0' on the first SCL launch clock on MOSI to select a write operation.
- 3. The next 7 bits on MOSI denote the 7-bit register address (MSB first).
- 4. The next byte on the MOSI denotes data to be written.
- 5. The following transmissions on MOSI are considered byte-sized data. The register address to which the following data is written depends on whether the autoincrement bit in the SPICON register is set. If this bit has been set previously, the register address is incremented for data writes.

#### 5.1.3 Termination of data transfer

A transfer can be terminated before the last launch edge by deasserting the CS\_n signal. If the last launch clock is detected, it is assumed that the data transfer is successful.

## 5.2 SPI timing modes

The SPI timing modes are defined by CPHA and CPOL,CPHA and CPOL are read from the "SDAT" and "A0" pins during power-up reset. The following four modes are defined according to this setting.

Table 9.	SPI timing modes
----------	------------------

CPOL_N (SDAT pin)	CPOL	CPHA (ADDR pin)	Mode
1	* 510	0	0
1	0	1	1
0	1	0	2
0	1	1	3

The clocking diagrams of these modes are shown in ON reset. The device always operates in mode 0. Once the bits are set in the SPICON register, the mode change takes effect on the next transaction defined by the CS\_n pin being deasserted and asserted.

### 5.2.1

# SPI timing definition

#### Table 10.SPI timing specification


Symbol	Description		Unit		
Symbol	Description	Min	Тур	Мах	Onit
t <sub>CSS</sub>	CS_n falling to first capture clock	1	_	_	μs
t <sub>CL</sub>	Clock low period	500	_	_	ns
t <sub>CH</sub>	Clock high period	500	_	_	ns



Symbol	Description		Timing		Unit
Symbol	Description	Min	Тур	Max	onn
t <sub>LDI</sub>	Launch clock to MOSI data valid	_	_	20	ns
t <sub>LDO</sub>	Launch clock to MISO data valid	_	_	330	μs
t <sub>DI</sub>	Data on MOSI valid	1	_	_	μs
t <sub>ccs</sub>	Last clock edge to CS_n high	1	_	_	ci lis
t <sub>CSH</sub>	CS_n high period	2	-	0000	μs
t <sub>CSCL</sub>	CS_n high to first clock edge	300	34		ns
t <sub>CSZ</sub>	CS_n high to tri-state on MISO	1	501-0	_	μs

 Table 10.
 SPI timing specification (continued)

### Figure 7. SPI timing specification



# 6 STMPE610 registers

This section lists and describes the registers of the STMPE610 device, starting with a register map and then provides detailed descriptions of register types.

	Address	Register name	Bit	Туре	Reset value	Function
	0x00	CHIP_ID	16	R	0x0811	Device identification
	0x02	ID_VER	8	R	0x03	Revision number 0x01 for engineering sample 0x03 for final silicon
	0x03	SYS_CTRL1	8	R/W	0x00	Reset control
	0x04	SYS_CTRL2	8	R/W	0x0F	Clock control
	0x08	SPI_CFG	8	R/W	0x01	SPI interface configuration
	0x09	INT_CTRL	8	R/W	0x00	Interrupt control register
	0x0A	INT_EN	8	R/W	0x00	Interrupt enable register
	0x0B	INT_STA	8	R	0x10	interrupt status register
	0x0C	GPIO_EN	8	R/W	0x00	GPIO interrupt enable register
	0x0D	GPIO_INT_STA	8	R	0x00	GPIO interrupt status register
	0x0E	ADC_INT_EN	8	R/W	0x00	ADC interrupt enable register
	0x0F	ADC_INT_STA	8	R	0x00	ADC interrupt status register
	0x10	GPIO_SET_PIN	8	R/W	0x00	GPIO set pin register
	0x11	GPIO_CLR_PIN	8	R/W	0x00	GPIO clear pin register
opsole	0x12	GPIO_MP_STA	8	R/W	0x00	GPIO monitor pin state register
c0\'	0x13	GPIO_DIR	8	R/W	0x00	GPIO direction register
-103	0x14	GPIO_ED	8	R/W	0x00	GPIO edge detect register
)*	0x15	GPIO_RE	8	R/W	0x00	GPIO rising edge register
	0x16	GPIO_FE	8	R/W	0x00	GPIO falling edge register
	0x17	GPIO_AF	8	R/W	0x00	Alternate function register
	0x20	ADC_CTRL1	8	R/W	0x9C	ADC control
	0x21	ADC_CTRL2	8	R/W	0x01	ADC control
	0x22	ADC_CAPT	8	R/W	0xFF	To initiate ADC data acquisition
	0x30	ADC_DATA_CH0	16	R	0x0000	ADC channel 0
	0x32	ADC_DATA_CH1	16	R	0x0000	ADC channel 1

Table 11. Register summary map table



Table 11.	Register summary	y map tab	ole (conti	nued)	
Addres	s Register name	Bit	Туре	Reset value	Function
0x38	ADC_DATA_CH4	16	R	0x0000	ADC channel 4
0x3A	ADC_DATA_CH5	16	R	0x0000	ADC channel 5
0x3C	ADC_DATA_CH6	16	R	0x0000	ADC channel 6
0x3E	ADC_DATA_CH7	16	R	0x0000	ADC channel 7
0x40	TSC_CTRL	8	R/W	0x90	4-wire touchscreen controller setup
0x41	TSC_CFG	8	R/W	0x00	Touchscreen controller configuration
0x42	WDW_TR_X	16	R/W	0x0FFF	Window setup for top right X
0x44	WDW_TR_Y	16	R/W	0x0FFF	Window setup for top right Y
0x46	WDW_BL_X	16	R/W	0x0000	Window setup for bottom left X
0x48	WDW_BL_Y	16	R/W	0x0000	Window setup for bottom left Y
0x4A	FIFO_TH	8	R/W	0x00	FIFO level to generate interrupt
0x4B	FIFO_STA	8	R/W	0x20	Current status of FIFO
0x4C	FIFO_SIZE	8	R	0x00	Current filled level of FIFO
0x4D	TSC_DATA_X	16	R	0x0000	Data port for touchscreen controller data access
0x4F	TSC_DATA_Y	16	R	0x0000	Data port for touchscreen controller data access
0x51	TSC_DATA_Z	8	R	0x0000	Data port for touchscreen controller data access
0x52	TSC_DATA_XYZ	32	R	0x00000000	Data port for touchscreen controller data access
0x56	TSC_FRACT_X YZ	8	RW	0x00	Select the range and accuracy of the pressure measurement
0x57	TSC_DATA	8	R	0x00	Data port for touchscreen controller data access
0x58	TSC_I_DRIVE	8	R/W	0x00	Touchscreen controller drive
0x59	TSC_SHIELD	8	R/W	0x00	Touchscreen controller shield

 Table 11.
 Register summary map table (continued)



# 7 System and identification registers

•	Table 12.	System and identi	fication	registers	map	-	
	Address	Register name	Bit	Туре	Reset	F	unction
	0x00	CHIP_ID	16	R	0x0811	Device ider	tification
-	0x02	ID_VER	8	R	0x03	Revision nu 0x01 for en 0x03 for fin	gineering sample
-	0x03	SYS_CTRL1	8	R/W	0x00	Reset contr	ol
-	0x04	SYS_CTRL2	8	R/W	0x0F	Clock contr	ol
-	0x08	SPI_CFG	8	R/W	0x01	SPI interfac	e configuration
CHIP_ID						Device	identificatio
Address:	0x00					. OV	
уре:	R				etef		
Reset:	0x0811				10		
Description:	16-bit c	device identification		0	6		
-				SU			
D_VER			, C			Revi	sion numbe
ddress:	0x02	15					
уре:	R						
Reset:	0x03	400					
Description:	16-bit r	revision number					
SYS_CTRI	$\mathbf{p}^{V}$						Reset contr
7 10	6	5 4	3	2		1	0
<u>c</u> 0	0	RESERVED	0			OFT_RESET	HIBERNATE
ddress:	0x03				L		
уре:	R/W						
Reset:	0x00						
escription:		set control register	enables t	o reset the	e device		
	[7:2] RESER	-					
		RESET: Reset the ST	MPE610	using the se	erial commur	nication interfa	ce
	[0] HIBERN	NATE: Force the devic	e into hib	ernation mo	de		



#### SYS\_CTRL2

#### **Clock control**

7	6	5	4	3	2	1	0
-	-	-	-	RESERVED	GPIO_OFF	TSC_OFF	ADC_OFF
Address:		0x04					
Туре:		R/W					
Reset:		0x0F					
Descriptio	n:	This register e	enables to s	witch off the	e clock supply		
	[7:3]	RESERVED					
		GPIO_OFF: Sw 1: Switches off					16
					the touchscreen c uchscreen controll		cilly
		ADC_OFF: Swi 1: Switches off				01001	J*

#### SPI\_CFG

)0501f

# SPI interface configuration

7	6	5	4	3	2	1	0
		RESERVED			AUTO_INCR	SPI_CLK_MOD1	SPI_CLK_MOD0
Address:	0x(	08		0	Q-		
Туре:	R/	W		-			
Reset:	0x(	01	at 15				
Description:	SF	l interface o	onfiguratio	n register			
	[7:3] RE	SERVED					
	[2] 411						

- [2] AUTO\_INCR:
  - This bit defines whether the SPI transaction follows an addressing scheme that internally autoincrements or not
- [1] SPI\_CLK\_MOD1:

This bit reflects the value of the SCAD/A0 pin during power-up reset

[0] SPI\_CLK\_MOD0:

This bit reflects the value of the SCAD/A0 pin during power-up reset



# 8 Interrupt system

The STMPE610 uses a 2-tier interrupt structure. The ADC interrupts and GPIO interrupts are ganged as a single bit in the "interrupt status register". The interrupts from the touchscreen controller can be seen directly in the interrupt status register.




Figure 8. Interrupt system diagram





	L					Interrupt co	ontrol register
7	6	5	4	3	2	1	0
		RESERVED			INT_POLARITY	INT_TYPE	GLOBAL_INT
Address:		0x09					
Туре:		R/W					
Reset:		0x00					
Descriptior		The interrupt interrupt sour RESERVED			to enable the int	terruption from	a system-related
		INT_POLARIT 1: Active high/r 0: Active low/fa	ising edge	ts the INT pi	n polarity		jct(S)
	[1]	INT_TYPE: Th 1: Edge interru 0: Level interru	pt	type of inter	rrupt signal require	d by the host	
INT_EN	[0]	GLOBAL_INT: 1: Global interr 0: Stops all inte	upt	er enable for	the interrupt syste	~	nable registe
_	C	5	1	- 3	0	-	-
7 GPIO	6 ADC		4 FIFO_EMPTY	FIFO_FULL	2 FIFO_0FLOW	1 FIFO_TH	0 TOUCH_DET
Address: Type: Reset:		0x0A R/W 0x00	JCIL				
Descriptior		interrupt sour	ce to the ho	st.	to enable the inf	terruption from	a system related
~O``	[7]	-					
$\mathbf{Q}^{\mathbf{J}}$		ADC: Any enab	oled ADC inte	errupts			
		RESERVED		<b>.</b> .			
		FIFO_EMPTY:	-	ty			
		FIFO_FULL: F					
	[2]	FIFO_OFLOW	FIFU IS OVE	niowed			

[1] FIFO\_TH: FIFO is equal or above threshold value

[0] TOUCH\_DET: Touch is detected



### INT\_STA

# Interrupt status register

7	6	5	4	3	2	1	0
GPIO	ADC	RESERVED	FIFO_EMPTY	FIFO_FULL	FIFO_OFLOW	FIFO_TH	TOUCH_DET
Address:	0×	:0B					
Туре:	R						
Reset:	0×	:10					
Description:	in IN	terrupt sour	ce to the ho are still upo	st. Regard lated. Writi	s the status of th less of whether t ng '1' to this regi	he INT_EN bits ster clears the c	are enabled, t orresponding
	[7] GI	PIO: Any ena	bled GPIO ir	nterrupts			191
	[6] AD	DC: Any enab	led ADC inte	errupts			CL
	[5] RE	ESERVED				$-q_{l}$	)
	[4] FI	FO_EMPTY:	FIFO is emp	ty		0100	
	[3] FI	FO_FULL: FI	FO is full			X ·	
	[2] FI	FO_OFLOW:	FIFO is ove	rflowed	, att	)	
	Th		hen FIFO lev	vel equals to	old value. threshold value. It reased back to thre		ted again if FIF
	[0] TC	DUCH_DET:	Touch is dete		v-		
psolet	eF	prod!	J.Ct(S				



### **GPIO\_INT\_EN**

# **GPIO** interrupt enable register

7	6	5	4	3	2	1	0
				IEG[x]			
Address:	0x(	0C					
Туре:	R/\	W					
Reset:	0x	10					
Description:	inte bite	errupt sourc	e to the host dated. Wri	st. Regardle	ss of whether t	e interruption fro he IER bits are e s the correspond	nabled, the ISR

[7:0] IEG[x]: Interrupt enable GPIO mask (where x = 7 to 0)1: Writing '1' to the IE[x] bit enables the interruption to the host

### **GPIO\_INT\_STA**

# **GPIO** interrupt status register

	SOLO SOLO	tatus of the inte	
	ponitors the st	tatus of the inte	
	onitors the st	tatus of the inte	
	onitors the st	tatus of the inte	
	onitors the st	tatus of the inte	
he GPIO rrespond	D_STA bits a iding to the (	Regardless of v are still updated	rruption from a vhether or not the I. The ISG[7:0] bits Writing '1' to this
ere x = 7	7 to 0)		
eading the	he register wi	Il clear any bits th	nat have been set to '1'
	ect	ect	ect



# 9 Analog-to-digital converter

An 8-input, 12-bit analog-to-digital converter (ADC) is integrated in the STMPE610. The ADC can be used as a generic analog-to-digital converter, or as a touchscreen controller capable of controlling a 4-wire resistive touchscreen.

0x21 0x22 0x30 0x32 0x38	ADC_CTRL1 ADC_CTRL2 ADCCapture ADC_DATA_CH0 ADC_DATA_CH1	8 8 8 8	ADC control ADC control To initiate ADC data acquisition
0x22 0x30 0x32 0x38	ADCCapture ADC_DATA_CH0	8	To initiate ADC data acquisition
0x30 0x32 0x38	ADC_DATA_CH0		
0x32 0x38		8	
0x38			ADC channel 0 (IN3/GPIO-3)
		8	ADC channel 1 (IN2/GPIO-2)
	ADC_DATA_CH4	8	ADC channel 4 (TSC)
0x3A	ADC_DATA_CH5	8	ADC channel 5 (TSC)
0x3C	ADC_DATA_CH6	8	ADC channel 6 (TSC)
0x3E	ADC_DATA_CH7	8	ADC channel 7 (TSC)
stepro	ductles		

 Table 13.
 ADC controller register summary table



Address:       0x20         Type:       R/W         Reset:       0x9C         Description:       ADC control register         [7]       RESERVED         [6:4]       SAMPLE_TIMEn: ADC conversion time in number of clock         000: 36       001: 44         010: 56       011: 64         100: 80       101: 96         110: 124       111: Not valid         [3]       MOD_12B: Selects 10 or 12-bit ADC operation         1: 12 bit ADC       0: 10 bit ADC         [2]       RESERVED         [1]       REF_SEL: Selects between internal or external reference for the ADC         1: External reference       0: Internal reference         0:       Internal reference         0:       RESERVED         ADC_CTRL2       ADC_Control         7       6       5       4       3       2       1       0         RESERVED         7       6       5       4       3       2       1       0         RESERVED         ADC_FREQ_1       ADC_FREQ_1       ADC_FREQ_1	ADC_CTRL1							A	DC control 1
Address: 0x20 Type: R/W Reset: 0x9C Description: ADC control register [7] RESERVED [6:4] SAMPLE_TIMEn: ADC conversion time in number of clock 000: 36 001: 44 100: 56 011: 64 100: 80 101: 96 110: 124 111: Not valid [3] MOD_12B: Selects 10 or 12-bit ADC operation 1: 12 bit ADC 0: 10 bit ADC [2] RESERVED [1] REF_SEL: Selects between internal or external reference for the ADC 1: RESERVED [1] REF_SEL: Selects between internal or external reference for the ADC 1: RESERVED [0] RESERVED [0] RESERVED [0] RESERVED ADC_CTRL2 ADC_FREQ_1 ADC_FREQ_1 ADC_FREQ_1 ADC_FREQ_ ADC_FREQ_1 ADC_FREQ_ ADC_FREQ_1 ADC_FREQ_1 ADC_FREQ_ [1] RESERVED [2] RESERVED [3] RESERVED [4] RESERVED [3] RESERVED [3] RESERVED	7	6	5		4	3	2	1	0
Type: R/W Reset: 0x9C Description: ADC control register [7] RESERVED [6:4] SAMPLE_TIMEn: ADC conversion time in number of clock 000:36 001:44 010:56 011:64 100:80 101:96 110:124 111: Not valid [3] MOD_12B: Selects 10 or 12-bit ADC operation 1: 12 bit ADC 0: 10 bit ADC [2] RESERVED [1] REF_SEL: Selects between internal reference for the ADC 1: External reference 0: Internal reference 10] RESERVED ADC_CTRL2 Address: 0x21 Address: 0x21 Address: 0x21 ADC control. [7] RESERVED [6] RESERVED [7] RESERVED [7] RESERVED [8] RESERVED [9]	RESERVED SAME	PLE_T	TIME2 SAMPLE_T	ME1 SA	MPLE_TIME0	MOD_12B	RESERVED	REF_SEL	RESERVED
ABSet: 0.99C Description: ADC control register [7] RESERVED [6:4] SAMPLE_TIMEn: ADC conversion time in number of clock 000: 36 001: 44 100: 56 011: 64 100: 80 101: 96 110: 124 111: Not valid [3] MOD_12B: Selects 10 or 12-bit ADC operation 1: 12 bit ADC 0: 10 bit ADC 2] RESERVED [1] REF_SEL: Selects between internal or external reference for the ADC 1: External reference 0: Internal reference 0: Internal reference 0: Internal reference 0: RESERVED ADC_CTRL2 ADC_FREQ_1 ADC_FREQ_1 ADC_FREQ_1 ADC_FREQ_2 ADC_FREQ_1 ADC_FREQ_4 ADC_FREQ_4 ADC_FREQ_4 ADC_FREQ_4 ADC_FREQ_5 ADC control. [7] RESERVED [6] RESERVED [6] RESERVED [6] RESERVED [6] RESERVED [7] RESERVED [8] RESERVED [9] RESERVED	Address:	(	0x20						
Description:       ADC control register         [7]       RESERVED         [6:4]       SAMPLE_TIMEn: ADC conversion time in number of clock         000: 36       001: 44         010: 56       011: 64         100: 80       101: 96         110: 124       111: Not valid         [3]       MOD_12B: Selects 10 or 12-bit ADC operation         1: 12 bit ADC       0: 10 bit ADC         (2)       RESERVED         [1]       REF_SEL: Selects between internal or external reference for the ADC         1: External reference       0: internal reference         (0)       RESERVED         [1]       REF_SEL: Selects between internal or external reference for the ADC         1: External reference       0: internal reference         (0)       RESERVED         ADC_CTRL2       ADC_freQ_1         Address:       0x21         Type:       RW         Reseet:       0x01         Description:       ADC control.         [7]       RESERVED         [6]       RESERVED         [6]       RESERVED         [6]       RESERVED         [6]       RESERVED         [6]       RESERVED         [6] <td>Туре:</td> <td>F</td> <td>R/W</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Туре:	F	R/W						
[7]       RESERVED         [6:4]       SAMPLE_TIMEn: ADC conversion time in number of clock         000: 36       001: 44         010: 56       011: 64         100: 80       101: 96         110: 124       111: Not valid         [3]       MOD_12B: Selects 10 or 12-bit ADC operation         1: 12 bit ADC       0: 10 bit ADC         0: 10 bit ADC       0: 10 bit ADC         [2]       RESERVED         [1]       REF_SEL: Selects between internal or external reference for the ADC         1: External reference       0: Internal reference         0: Internal reference       0: Internal reference         0: RESERVED       ADC_FREQ_1         ADC_CTRL2       ADC_FREQ_1         Address:       0x21         Type:       RW         Reset:       0x01         Description:       ADC control.         [7]       RESERVED         [6]       RESERVED	Reset:	(	0x9C						
I. SAMPLE_TIMEn: ADC conversion time in number of clock 000: 36 001: 44 010: 56 011: 64 100: 80 101: 96 110: 124 111: Not valid (3) MOD_12B: Selects 10 or 12-bit ADC operation 1: 12 bit ADC 0: 10 bit ADC (2) RESERVED (1) REF_SEL: Selects between internal or external reference for the ADC 1: External reference 0 RESERVED (0) RESERVED ADC_CTRL2 Address: 0x21 Type: R/W Reset: 0x01 Description: ADC control. (7) RESERVED (6) RESERVED (6) RESERVED (7) RESERVED (	Description:	ļ	ADC control re	gister					
000: 36       001: 44         010: 56       011: 64         100: 80       101: 96         110: 124       111: Not valid         [3] MOD_12B: Selects 10 or 12-bit ADC operation       1: 12 bit ADC         0: 10 bit ADC       [2] RESERVED         [1] REF_SEL: Selects between internal or external reference for the ADC         1: External reference       0: Internal reference         0       RESERVED         [1] REF_SEL: Selects between internal or external reference for the ADC         1: External reference         0       RESERVED         ADC_CTTRL2       ADC_FREQ_1         Address:       0x21         Type:       R/W         Reset:       0x01         Description:       ADC control.         [7] RESERVED       [6] RESERVED         [6] RESERVED       [6] RESERVED         [7] RESERVED       [7] RESERVED         [8] RESERVED       [8] RESERVED	[	[7] F	RESERVED						
1: 12 bit ADC         0: 10 bit ADC         [2] RESERVED         [1] REF_SEL: Selects between internal or external reference for the ADC         1: External reference         0: Internal reference         0: Internal reference         0: Internal reference         0: RESERVED         ADC_CTRL2         7       6         7       6         7       6         7       6         7       6         7       6         7       6         7       6         7       6         7       7         8       7         8       0x21         Address:       0x01         Description:       ADC control.         [7] RESERVED         [6] RESERVED         [7] RESERVED         [8] RESERVED		1 1 1	000: 36 001: 44 010: 56 011: 64 100: 80 101: 96 110: 124 111: Not valid			me in numb	er of clock	Produ	otles
[1] REF_SEL: Selects between internal or external reference for the ADC         1: External reference         0: Internal reference         0: RESERVED             ADC_CTRL2             7       6       5       4       3       2       1       0             7       6       5       4       3       2       1       0             7       6       5       4       3       2       1       0             7       6       5       4       3       2       1       0             7       6       5       4       3       2       1       0             7       6       5       4       3       2       1       0             7       8       5       4       3       2       1       0             7       8       5       4       3       2       1       0             8       0x21       Transference       0x01       0x01       0x01       0x01       0x	[	1	1: 12 bit ADC	cts 10 o	r 12-bit ADC	operation			
1: External reference   0: Internal reference   0: RESERVED     ADC_CTRL2     7   6   5   4   3   2   1   0     7   6   5   4   3   2   1   0     7   6   5   4   3   2   1   0     7   6   5   8   1    1<	[	[2] F	RESERVED						
ADC_CTRL2   7 6 5 4 3 2 1 0   7 6 5 4 3 2 1 0     7 7 6 5 4 3 2 1 0     7 7 7 6 5 4 3 2 1 0     7 7 7 7 7 7 7 7 7     7 7 7 7 7 7 7 7     7 7 7 7 7 7 7     7 7 7 7 7 7 7     7 7 7 7 7 7 7     7 7 7 7 7 7 7     7 7 7 7 7 7 7     7 7 7 7 7 7 7     7 7 7 7 7 7 7     7 7 7 7 7 7 7     8 7 7 7 7 7 7   9 7 7 7 7 7 7   9 7 7 7 7 7 7   9 7 7 7 7 7 7   9 7 7 7 7 7 7   9 7 7 7 7 7 7   9 7	I	1	1: External refer	ence	een internal	or external ı	reference for	the ADC	
7       6       5       4       3       2       1       0         RESERVED       ADC_FREQ_1       ADC_FREQ_1       ADC_FREQ_1       ADC_FREQ_1         Address:       0x21       0x21       0x21       0x21         Type:       R/W       Reset:       0x01       0x01         Description:       ADC control.       7       RESERVED       6         [6]       RESERVED       6       RESERVED       7         [5]       RESERVED       1       1       1         [4]       RESERVED       1       1       1         [3]       RESERVED       1       1       1	[	[0] F	RESERVED						
RESERVED       ADC_FREQ_1       ADC_FREQ_         Address:       0x21         Type:       R/W         Reset:       0x01         Description:       ADC control.         [7]       RESERVED         [6]       RESERVED         [5]       RESERVED         [4]       RESERVED         [3]       RESERVED	ADC_CTRL2	:	<i>P</i> <sup>(0)</sup>					A	DC control 2
Address:0x21Type:R/WReset:0x01Description:ADC control.[7]RESERVED[6]RESERVED[5]RESERVED[4]RESERVED[3]RESERVED	7	6			3		2		
Type:R/WReset:0x01Description:ADC control.[7]RESERVED[6]RESERVED[6]RESERVED[7]RESERVED[8]RESERVED[9]RESERVED[10]RESERVED			KE	SERVED				ADC_FREQ_1	ADC_FREQ_0
Reset:0x01Description:ADC control.[7]RESERVED[6]RESERVED[6]RESERVED[7]RESERVED[8]RESERVED[9]RESERVED[9]RESERVED	Address:	(	0x21						
Description:ADC control.[7]RESERVED[6]RESERVED[6]RESERVED[7]RESERVED[8]RESERVED[9]RESERVED	Туре:	F	R/W						
<ul> <li>[7] RESERVED</li> <li>[6] RESERVED</li> <li>[5] RESERVED</li> <li>[4] RESERVED</li> <li>[3] RESERVED</li> </ul>	Reset:	(	0x01						
<ul> <li>[6] RESERVED</li> <li>[5] RESERVED</li> <li>[4] RESERVED</li> <li>[3] RESERVED</li> </ul>	-								
<ul><li>[5] RESERVED</li><li>[4] RESERVED</li><li>[3] RESERVED</li></ul>	-								
[4] RESERVED [3] RESERVED									
[3] RESERVED	-								
[2] RESERVED									
	[	[2] F	RESERVED						



[1:0] ADC\_FREQ: Selects the clock speed of ADC 00: 1.625 MHz typ.
01: 3.25 MHz typ.
10: 6.5 MHz typ.
11: 6.5 MHz typ.

### ADC\_CAPT

### ADC channel data capture

ADC channel data registers

7	6	5	4	3	2	1	0
				CH[7:0]			
Address:		0x22					
Туре:		R/W					15
Reset:		0xFF				·	Cit
Description:		To initiate ADC	data acquisit	tion		16	<u>)</u>
	[7:0]	CH[7:0]: ADC cl				~ 00.	
		Write '1' to initia	te data acqu	isition for the c	corresponding o	hannel. Writing '0'	has no effect.
		Reads '1' if conv	version is co	mpleted. Read	s '0' if conversi	on is in progress.	

#### ADC\_DATA\_CHn

11	10	9	8	7	6	5 4	3	2	1	0
						DATA[11:0]				
Address		Add	addres	s		1				
Туре:		R/W	1	A	21					
Reset:		0x0	000	SO.						
Descript	ion:	ADC	data reg	gister 0-7	(DATA_	CHn=0 -7)				
	[11:0	0] DATA	A[11:0]: A	ADC chai	nnel data	ı				
		If TS	SC is ena	bled, CH	3-0 is us	ed for TSC and al	l reading	s to these cl	nannels give	0x0000

The ADC in STMPE610 operates on an internal RC clock with a typical frequency of 6.5 MHz. The total conversion time in ADC mode depends on the "SampleTime" setting, and the clock division field 'Freq'.

The following table shows the conversion time based on 6.5 MHz, 3.25 MHz and 1.625 MHz clock.



Sample time setting	Conversion time in ADC clock	6.5 MHz (154 ns)	3.25 MHz (308 ns)	1.625 MHz (615 ns)
000	36	5.5 µs (180 kHz)	11 µs (90 kHz)	22 µs (45 kHz)
001	44	6.8 μs (147 kHz)	13.6 µs (74 kHz)	27 µs (36 kHz)
010	56	8.6 µs (116 kHz)	17.2 µs (58 kHz)	34.4 µs (29 kHz)
011	64	9.9 µs (101 kHz)	19.8 µs (51 kHz)	39.6 µs (25 kHz)
100	80	12.3 µs (81.5 kHz)	24.6 µs (41 kHz)	49.2 µs (20 kHz)
101	96	14.8 µs (67.6 kHz)	28.8 µs (33 kHz)	59.2 µs (17 kHz)
110	124	19.1 µs (52.3 kHz)	38.2 µs (26 kHz)	56.4 µs (13 kHz)
		obsole	ie Pro	
	ucils	obsole	ie Pro	

 Table 14.
 ADC conversion time



# 10 Touchscreen controller

The STMPE610 is integrated with a hard-wired touchscreen controller for 4-wire resistive type touchscreen. The touchscreen controller is able to operate completely autonomously, and will interrupt the connected CPU only when a pre-defined event occurs.




Figure 9. Touchscreen controller block diagram

### 10.1 Driver and switch control unit

The driver and switch control unit allows coordination of the ADC and the MUX/switch. With the coordination of this unit, a stream of data is produced at a selected frequency.

The touchscreen drivers can be configured with 2 current ratings: 20 mA or 50 mA. In the case where multiple touch-down on the screen is causing a short, the current from the driver is limited to these values. Tolerance of these current setting is  $\pm$ -25%.

#### **Movement tracking**

The "Tracking Index" in the TSC\_CTRL register specifies a value, which determines the distance between the current touch position and the previous touch position. If the distance is shorter than the tracking index, it is discarded.

The tracking is calculated by summation of the horizontal and vertical movement. Movement is only reported if:

(Current X - Previously Reported X) + (Current Y - Previously Reported Y) > Tracking Index

If pressure reporting is enabled (X/Y/Z), an increase in pressure will override the movement tracking and report the new data set, even if X/Y is within the previous tracking index. This is to ensure that a slow touch will not be discarded.


If pressure data is not used, select X/Y mode in touchscreen data acquisition. (Opmode field in TSCControl register).



#### Window tracking

The -WDW\_X and WDW\_Y registers allow to pre-set a sub-window in the touchscreen such that any touch position that is outside the sub-window will be discarded.






### FIFO

FIFO has a depth of 128 sectors. This is enough for 128 sets of touch data at maximum resolution (2 x 12 bits). FIFO can be programmed to generate an interrupt when it is filled to a pre-determined level.

#### Sampling


The STMPE610 touchscreen controller has an internal 180 kHz, 12-bit ADC able to execute autonomous driving/sampling. Each "sample" consists of 4 ADC readings that provide the X and Y locations, as well as the touch pressure.






#### Sampling time calculation

The equation for a complete sampling cycle is described below.





#### Oversampling and averaging function

The STMPE610 touchscreen controller can be configured to oversample by 2/4/8 times and provide the averaged value as final output. This feature helps to reduce the effect of surrounding noise.

A	ddress	Register name	Bit	Туре	Function
0x	x40	TSC_CTRL	8	R/W	4-wire touchscreen controller setup
0x	x41	TSC_CFG	8	R/W	TSC configuration register
0x	x42	WDW_TR_X	16	R/W	Window setup for top right X
0x	x44	WDW_TR_Y	16	R/W	Window setup for top right Y
0x	x46	WDW_TR_X	16	R/W	Window setup for bottom left X
0x	x48	WDW_TR_Y	16	R/W	Window setup for bottom left Y
0x	x4A	FIFO_TH	8	R/W	FIFO level to generate interrupt
0x	x4B	FIFO_CTRL_STA	8	R/W	Current status of FIFO
0x	x4C	FIFO_SIZE	8	R	Current filled level of FIFO
0x	x4D	TSC_DATA_X	16	R	Data port for TSC data access
0x	x4F	TSC_DATA_Y	16	R	Data port for TSC data access

 Table 15.
 Touchscreen controller register summary table

210501



Address	Register name	Bit	Туре	Function				
0x51	TSC_DATA_Z	8	R	Data port for TSC data access				
0x52	TSC_DATA_XYZ	32	R	Data port for TSC data access				
0x56	TSC_FRACT_Z	8	R/W	TSC_FRACT_Z				
0x57	TSC_DATA	8	R	TSC data access port				
0x58	TSC_I_DRIVE	8	R/W	TSC_I_DRIVE				
0x59	TSC_SHIELD	8	R/W	TSC_SHIELD				

#### Table 15. Touchscreen controller register summary table

### TSC\_CTRL

# Touchscreen controller control register

TSC_STA       TRACK       OP_MOD       EN         Address:       0x40         Type:       R/W         Reset:       0x90         Description:       4-wire touchscreen controller (TSC) setup.         [7]       TSC_STA: TSC status         Reads '1' when touch is detected       Reads '0' when touch is not detected         Writing to this register has no effect       [6:4]         [6:4]       TRACK: Tracking index         000: No window tracking       001: 4         010: 8       011: 16         100: 32       101: 64         110: 92       111: 127         [3:1]       OP_MOD: TSC operating mode         000: X, Y, Z acquisition       001: X, Y only         010: X only       101: Y only         100: Z only       This field cannot be written on, when EN = 1         [0]       EN: Enable TSC	7	6	5	4	3	2	1	6
Type:R/WReset:0x90Description:4-wire touchscreen controller (TSC) setup.[7]TSC_STA: TSC status Reads '1' when touch is detected Reads '0' when touch is not detected Writing to this register has no effect[6:4]TRACK: Tracking index 000: No window tracking 001: 4 010: 8 011: 16 110: 92 111: 127[3:1]OP_MOD: TSC operating mode 000: X, Y, Z acquisition 001: X, Y only 010: X only 011: Y only 110: Z only This field cannot be written on, when EN = 1	TSC_STA		TRACK			OP_MOD		EN
Reset:       0x90         Description:       4-wire touchscreen controller (TSC) setup.         [7] TSC_STA: TSC status         Reads '1' when touch is detected         Reads '0' when touch is not detected         Writing to this register has no effect         [6:4] TRACK: Tracking index         000: No window tracking         001: 4         010: 8         011: 16         100: 32         101: 64         110: 92         111: 127         [3:1] OP_MOD: TSC operating mode         000: X, Y, Z acquisition         001: X, Y only         010: X only         011: Y only         100: Z only         This field cannot be written on, when EN = 1	Address:	C	)x40				0	0.0
Description:       4-wire touchscreen controller (TSC) setup.         [7]       TSC_STA: TSC status         Reads '1' when touch is detected         Reads '0' when touch is not detected         Writing to this register has no effect         [6:4]         TRACK: Tracking index         000: No window tracking         001: 4         010: 8         011: 16         100: 32         101: 64         110: 92         111: 127         [3:1]         OP_MOD: TSC operating mode         000: X, Y, Z acquisition         001: X, Y only         010: X only         011: Y only         100: Z only         This field cannot be written on, when EN = 1	Туре:	F	3/W			,	010	
<ul> <li>[7] TSC_STA: TSC status Reads '1' when touch is detected Reads '0' when touch is not detected Writing to this register has no effect</li> <li>[6:4] TRACK: Tracking index 000: No window tracking 001: 4 010: 8 011: 16 100: 32 101: 64 110: 92 111: 127</li> <li>[3:1] OP_MOD: TSC operating mode 000: X, Y, Z acquisition 001: X, Y only 010: X only 011: Y only 100: Z only This field cannot be written on, when EN = 1</li> </ul>	Reset:	C	)x90			×C		
100: Z only This field cannot be written on, when $EN = 1$	Descriptio	[7] T F F V [6:4] T C C C C C C C C C C C C C C C C C C C	SC_STA: TSC : Reads '1' when t Reads '0' when t Writing to this rep TRACK: Tracking 000: No window 001: 4 010: 8 011: 16 000: 32 011: 64 100: 92 111: 127 DP_MOD: TSC o 000: X, Y, Z acqu 001: X, Y only	status ouch is dete ouch is not gister has no g index tracking	ected detected o effect	etup.		
		1 T	00: Z only This field cannot		on, when EN =	= 1		



TSC_CF	G			Touchse	creen contro	ller configura	ation register
7	6	5	4	3	2	1	0
AVE_CTRL_1	AVE_CTRL_0	TOUCH_DET _DELAY_2	TOUCH_DET _DELAY_1	TOUCH_DET _DELAY_0	SETTLING_2	SETTLING_1	SETTLING_0
Address:	0x	41					
Туре:	R/	W					
Buffer:							
Reset:							
Descriptio	on: To	uchscreen	controller c	onfiguration	register.		
	00: 01: 10:	E_CTRL_1/( =1 sample =2 samples =4 samples =8 samples	): Average c	ontrol		odi	ct(s)
	000 00 010 01 100 100 110 111	0 - 10 μs 1 - 50 μs 0 = 100 μs 1 = 500 μs 0 = 1 ms 1 = 5 ms 0 = 10 ms 1 = 50 ms	.15	Í	register.		
501	000 010 011 01 100 100 110	TTLING: Par 0 = 10 µs 1 = 100 µs 0 = 500 µs 1 =1 ms 0 = 5 ms 1 = 10 ms 0 = 50 ms 1 =100 ms	nel driver se	ttling time <sup>(1)</sup>			

1. For large panels (> 6"), a capacitor of 10 nF is recommended at the touchscreen terminals for noise filtering. In this case, settling time of 1 ms or more is recommended.



### 10.2 Touch detect delay

Touch Detect Delay is an additional method used to compensate for the time it takes for the panel voltage to be pulled high during a non-touch condition.

For example, the way it works to detect a touch:

X+ is pulled high and Y+ is driven low. After Touch Detect Delay is expired the level of X+ is read. If no touch, X+ is high. If there is a touch, X+ is low.

If the initial voltage of X+ is low before being pulled high by the internal resistor, especially if a filtering capacitor is connected, this time needs to be compensated. The Touch Delay setting provides time for the voltage to be pulled high in a non-touch condition and avoids a false report of a touch condition.

Normally the Touch Detect Delay needs to be long enough to allow the voltage to rise to V+ in a non-touch condition and this will depend on the presence of external filtering capacitors. For more details on recommendation of Touch Detect delay register setting, refer to STMPE811 Application Note (AN2825 ST document).



57

WDW_TR_X						Wine	dow set	up for to	p right
7			6	5	4	3	2	1	0
			TR_	_X [11:0]					
Address:	0x42								
Гуре:	R/W								
Reset:	0x0FFF								
Description:	Window setup for	r top right )	X coord	inates					
[11:0]	TR_X: bit 11:0 of	top right X	< coordi	nates					
WDW_TR_Y						Wine	dow set	up for to	p right
7			6	5	4	3	2	1	0
			TR_	_Y [11:0]				71/0,	
Address:	0x44						~10	0.0	
Гуре:	R/W						21-		
Reset:	0x0FFF					ete			
Description:	Window setup for	r top right \	Y coord	inates		0			
-	TR_X: bit 11:0 of								
L - 1		top ngint i	COOlui	nales					
		top fight f		nales				_	
		top right i		Thates		Windo	w setup	for botto	om left
			6	5	4	Windo <sup>3</sup>	w setup	for botto	om left 0
WDW_BL_X			6	06			-		
<b>WDW_BL_X</b>	0x46		6	5			-		
NDW_BL_X 7 Address:			6	5			-		
WDW_BL_X 7 Address: Type:	0x46		6	5			-		
WDW_BL_X 7 Address: Type: Reset:	0x46 R/W	cle	6 BL_	5 _X [11:0]			-		
WDW_BL_X 7 Address: Type: Reset: Description:	0x46 R/W 0x0000	r bottom le	6 BL_ ft X coo	5 			-		
WDW_BL_X 7 Address: Type: Reset: Description: [11:0]	0x46 R/W 0x0000 Window setup fo	r bottom le	6 BL_ ft X coo	5 	4	3	2	1	0
WDW_BL_X 7 Address: Type: Reset: Description: [11:0] WDW_BL_Y	0x46 R/W 0x0000 Window setup fo	r bottom le	6 BL_ ft X coor t X coor	5 X [11:0]	4	3 Windo	2 w setup	1 for botto	o om left
WDW_BL_X 7 Address: Type: Reset: Description: [11:0]	0x46 R/W 0x0000 Window setup fo	r bottom le	6 BL_ ft X coor t X coor	5 	4	3	2	1	0
WDW_BL_X 7 Address: Type: Reset: Description: [11:0] WDW_BL_Y 7	0x46 R/W 0x0000 Window setup fo	r bottom le	6 BL_ ft X coor t X coor	5 X [11:0] ordinates rdinates	4	3 Windo	2 w setup	1 for botto	o om left
WDW_BL_X 7 Address: Type: Reset: Description: [11:0] WDW_BL_Y	0x46 R/W 0x0000 Window setup fo BL_X: bit 11:0 of	r bottom le	6 BL_ ft X coor t X coor	5 X [11:0] ordinates rdinates	4	3 Windo	2 w setup	1 for botto	o om left
WDW_BL_X 7 Address: Type: Reset: Description: [11:0] WDW_BL_Y 7 Address:	0x46 R/W 0x0000 Window setup fo BL_X: bit 11:0 of	r bottom le	6 BL_ ft X coor t X coor	5 X [11:0] ordinates rdinates	4	3 Windo	2 w setup	1 for botto	o om left
WDW_BL_X 7 Address: Type: Reset: Description: [11:0] WDW_BL_Y 7 Address: Type: Type:	0x46 R/W 0x0000 Window setup fo BL_X: bit 11:0 of 0x48 R/W	r bottom ler	6 BL_ ft X coor t X coor 6 BL_	5 _X [11:0] ordinates rdinates Y [11:0]	4	3 Windo	2 w setup	1 for botto	o om left



FIFO_TH							F	IFO threshold
7	6		5	4	3	2	1	0
					FIFO_TH			
Address:		0x4A						
Туре:		R/W						
Reset:		0x00						
Description	:	Triggers as zero.	an interr	upt upon re	eaching or exc	eeding the thres	shold value. This f	ield must not be set
	[7:0]	FIFO_TH	H: Touch	screen con	troller FIFO th	reshold		

FIFO_CTR	L_STA					FIF	O threshold
7	6	5	4	3	2	1	0
FIFO_OFLOW	FIFO_FULL	FIFO_EMPTY	FIFO_TH_TRIG		RESERVED	~0Y	FIFO_RESET
Address:	0x4B				0	3	
Туре:	R/W				ש`		
Reset:	0x20				101		
Description:	Curren	t status of FIF	O	S	0.		
	[7] FIFO_	OFLOW:	(	$\sqrt{0}$			
	Reads	1 if FIFO is ov	verflow				
	[6] FIFO_I	FULL:					
	Reads	1 if FIFO is fu	151				
	[5] FIFO_I						
	Reads	1 if FIFO is er	npty				
	[4] FIFO_	TH_TRIG:					
	0 = Cu	rrent FIFO siz	e is still below t	he thresho	ld value		
3	1 = Cu	rrent FIFO size	e is at or beyon	d the three	hold value		
10	[3:1] RESE	RVED					
cO'	[0] FIFO_I	RESET:					
03	Write '	0' : FIFO put o	ut of reset mod	е			
			O. All data in F				
	When	TSC is enable	d, FIFO resets	automatica	ally.		



FIFO_SIZE						FIFO size
7 6	6 5	4	3	2	1	0
RESERVED	FIFO_SIZE					
Address:	0x4C					
Туре:	R					
Reset:	0x00					
Description:	Current numb	per of sample	s available			
[7:	0] FIFO_SIZE: N	umber of samp	oles available			
TSC_DATA_>						TSC_DATA_X
11 10	98	7 6	5 4	3	2	
	9 0	7 0	DATAY[11:0]	5	2	G
Address:	0x4D					)
Туре:	R			olete	210	
Reset:	0x0000			_×e		
Description:	Bit 11:0 of Y	dataTSC DA	ΤΑ Υ	16,		
-	0] DATAY[11:0]: E		ta	<u>,</u>		
			OY			TSC_DATA_Y
11 10	9 8	7 6	5 4	3	2	
11 10	9 8	7 6	DATAY[11:0]	3	2	1 0
Address:	0x4F	100				
Type:	B					
Reset:	0x0000					
Description:	Bit 11:0 of Y	data				
	0] DATAY[11:0]: b		ta			
S						
TSC_DATA_Z						TSC_DATA_Z
7 (	6 5	4	3	2	1	0
			DATAZ[7:0]			
Address:	0x51					
Туре:	R					
Reset:	0x0000					
Description:	Bit 7:0 of Z d					
[7:	0] DATAZ[7:0]: bit	7:0 of Z data				

Doc ID 15432 Rev 4



**Touchscreen controller DATA** 

#### TSC\_DATA

7	6	5	4	3	2	1	0	
DATA								
Address: 0x57 (auto-increment), 0xD7 (non-auto-increment)								
Туре:	Гуре: R							
_	-							

Reset: 0x00

**Description:** Data port for TSC data access

[11:0] DATA: data bytes from TSC FIFO

The data format from the TSC\_DATA register depends on the setting of "OpMode" field in TSC\_CTRL register. The samples acquired are accessed in "packed samples". The size of each "packed sample" depends on which mode the touchscreen controller is operating in.

**\O**.

The TSC\_DATA register can be accessed in 2 modes:

- Autoincrement
- Non autoincrement

To access the 128-sets buffer, the non autoincrement mode should be used.

Table 16.	Touchscreen	controller	<b>DATA register</b>
-----------	-------------	------------	----------------------

	TSC_CTRL in operation mode	Number of bytes to read from TSC_DATA	Byte0	Byte1	Byte2	Byte3
	000	4	[11:4] of X	[3:0] of X [11:8] of Y	[7:0] of Y	[7:0] of Z
	001	3	[11:4] of X	[3:0] of X [11:8] of Y	[7:0] of Y	-
	010	2	[11:4] of X	[3:0] of X	-	-
	011	2	[11:4] of Y	[3:0] of Y	-	-
	100	1	[7:0] of Z	-	-	-
06501						



7 6	5	4	3	2	1	0
	RESERVED				FRACTION_Z	
Address:	0x56					
Туре:	R					
Reset:	0x00					
Description:	This register a	allows to s	elect the rang	e and accura	acy of the pressure	measuremen
[7:3]	RESERVED					
[2:0]	FRACTION_Z:					
	000: Fractional	-	-			16)
	001: Fractional	-	-		orodi	CL.
	010: Fractional 011: Fractional	-	-		14	
	100: Fractional	-	-			
	101: Fractional	-	-		0	
	110: Fractional	-	-			
	TTU. FIACIUTA	part 15 0, w	nole part is 2		0	
	111: Fractional	-	-		6	
		-	-	det	Çe`	
TSC_I_DRIVE		-	-	SOLET	Uchscreen con	troller drive
TSC_I_DRIVE		-	-	SOIG 2	uchscreen con	troller driv
	111: Fractional	part is 7, w	hole part is 1	)~		
7 6	111: Fractional	part is 7, w	hole part is 1	)~		0
7 6 Address:	111: Fractional 5 0x58	part is 7, w	hole part is 1	)~		0
Address: Type:	111: Fractional 5 0x58 R/W	part is 7, w	hole part is 1	)~		0
7 6 Address: Type: Reset:	111: Fractional 5 0x58 R/W 0x00	4 RES	and the part is 1	2	1	0
7 6 Address: Type: Reset: Description:	111: Fractional 5 0x58 R/W 0x00 This register s	4 RES	and the part is 1	2		0
7 6 Address: Type: Reset: Description: [7:1]	111: Fractional 5 0x58 R/W 0x00 This register s RESERVED	4 RES	Thole part is 1	2 ue of the tour	1 chscreen drivers	0 DRIVE
7 6 Address: Type: Reset: Description:	111: Fractional 5 0x58 R/W 0x00 This register s RESERVED DRIVE: maximu	4 RES Sets the cu	Thole part is 1	2 ue of the tour	1	0 DRIVE
7 6 Address: Type: Reset: Description: [7:1]	111: Fractional 5 0x58 R/W 0x00 This register s RESERVED	4 RES Sets the cu um current o Il, 35 mA m	Thole part is 1	2 ue of the tour	1 chscreen drivers	0 DRIVE

### TSC\_FRACTION\_Z

## Touchscreen controller FRACTION\_Z



38/56



TSC_SHIE	LD					Touc	hscreen con	troller shiel
7	6		5	4	3	2	1	0
	F	RESERVED	)		X+	Х-	Y+	Y-
Address:		0x59						
Туре:		R						
Reset:		0x00						
Description:	[7:4] [3:0]	Writing RESER SHIELD Write 1	each bit v VED p[3:0]: to GND X+	vould gr , X-, Y+,	ound the co Y- lines	prresponding tou	chscreen wire	
						osolete	Prodi	
						olete		
					0	050		
			. (	16				
			odul					
	6	K,						
6010								
22								



#### 11 Touchscreen controller programming sequence

The following are the steps to configure the touchscreen controller (TSC):

- Disable the clock gating for the touchscreen controller and ADC in the SYS CFG2 a) register.
- Configure the touchscreen operating mode and the window tracking index. b)
- A touch detection status may also be enabled through enabling the corresponding c) interrupt flag. With this interrupt, the user is informed through an interrupt when the touch is detected as well as lifted.
- d) Configure the TSC\_CFG register to specify the "panel voltage settling time", touch detection delays and the averaging method used.
- A windowing feature may also be enabled through TSCWdwTRX, TSCWdwTRY, e) TSCWdwBLX and TSCWdwBLY registers. By default, the windowing covers the entire touch panel.
- Configure the TSC\_FIFO\_TH register to specify the threshold value to cause an f) interrupt. The corresponding interrupt bit in the interrupt module must also be enabled. This interrupt bit should be masked off during data fetching from the FIFO in order to prevent an unnecessary trigger of this interrupt. Upon completion of the data fetching, this bit can be re-enabled
- By default, the FIFO\_RESET bit in the TSC\_FIFO\_CTRL\_STA register holds the g) FIFO in Reset mode. Upon enabling the touchscreen controller (through the EN bit in TSC CTRL), this FIFO reset is automatically deasserted. The FIFO status may be observed from the TSC\_FIFO\_CTRL\_STA register or alternatively through the interrupt.
- h) Once the data is filled beyond the FIFO threshold value, an interrupt is triggered (assuming the corresponding interrupt is being enabled). The user is required to continuously read out the data set until the current FIFO size is below the threshold, then, the user may clear the interrupt flag. As long as the current FIFO size exceeds the threshold value, an interrupt from the touchscreen controller is sent to the interrupt module. Therefore, even if the interrupt flag is cleared, the 2050lete interrupt flag will automatically be asserted, as long as the FIFO size exceeds the threshold value.
  - The current FIFO size can be obtained from the TSC\_FIFO\_Sz register. This information may assists the user in how many data sets are to be read out from the FIFO, if the user intends to read all in one shot. The user may also read a data set by a data set.
  - j) The TSC\_DATA\_X register holds the X-coordinates. This register can be used in all touchscreen operating modes.
  - The TSC DATA Y register holds the Y-coordinates. TSC DATA Y register holds k) the Y-coordinates.
  - The TSC\_DATA\_Z register holds the Z value. TSC\_DATA\_Z register holds the Z-I) coordinates.
  - m) The TSCDATA XYZ register holds the X, Y and Z values. These values are packed into 4 bytes. This register can only be used when the touchscreen operating mode is 000 and 001. This register is to facilitate less byte read.
  - For the TSC\_FRACT\_Z register, the user may configure it based on the n) touchscreen panel resistance. This allows the user to specify the resolution of the



Z value. With the Z value obtained from the register, the user simply needs to multiply the Z value with the touchscreen panel resistance to obtain the touch resistance.

- o) The TSC\_DATA register allows facilitation of another reading format with minimum I<sup>2</sup>C transaction overhead by using the non autoincrement mode (or equivalent mode in SPI). The data format is the same as TSC\_DATA\_XYZ, with the exception that all the data fetched are from the same address.
- p) Enable the EN bit of the TSC\_CTRL register to start the touch detection and data acquisition.
- q) During the auto-hibernate mode, a touch detection can cause a wake-up to the device only when the TSC is enabled and the touch detect status interrupt mask is enabled.
- r) In order to prevent confusion, it is recommended that the user not mix the data fetching format (TSC\_DATA\_X, TSC\_DATA\_Y, TSC\_DATA\_Z, TSC\_DATA\_XYZ and TSC\_DATA) between one reading and the next.
- s) It is also recommended that the user should perform a FIFO reset and TSC disabling when the ADC or TSC setting are reconfigured.



# 12 GPIO controller


A total of 6 GPIOs are available in the STMPE610 port expander device. Most of the GPIOs share physical pins with some alternate functions. The GPIO controller contains the registers that allow the host system to configure each of the pins into either a GPIO, or one of the alternate functions. Unused GPIOs should be configured as outputs to minimize power consumption.

A group of registers are used to control the exact function of each of the 6 GPIOs. The registers and their respective addresses are listed in the following table.

Address	Register name	Size (bit)	Function
0x10	GPIO_SET_PIN	8	Set pin register
0x11	GPIO_CLR_PIN	8	Clear pin state
0x12	GPIO_MP_STA	8	Monitor pin state
0x13	GPIO_DIR	8	Set pin direction
0x14	GPIO_ED	8	Edge detect status
0x15	GPIO_RE	8	Rising edge detection enable
0x16	GPIO_FE	8	Falling edge detection enable
0x17	GPIO_ALT_FUNCT	8	Alternate function register

Table 17. GPIO control registers

All GPIO registers are named as GPIO-x, where x represents the functional group.



### GPIO\_SET\_PIN

Address:	0x10
Туре:	R/W
Reset:	0x00
Description:	GPIO set pin register.
	Writing 1 to this bit causes the corresponding GPIO to go to 1 state.

Writing 0 has no effect.



**GPIO** set pin register

Clear pin state register

#### GPIO\_CLR\_PIN

Address:	0x11
Туре:	R/W
Reset:	0x00
Description:	GPIO clear pin state register.
	Writing '1' to this bit causes the corresponding GPIO to go to 0 state.
	Writing '0' has no effect.

#### GPIO\_MP\_STA

### GPIO monitor pin state register

Address:	0x12
Туре:	R/W
Reset:	0x00
Description:	GPIO monitor pin state.
	Reading this bit yields the current state of the bit. Writing has no effect.
GPIO_DIR	GPIO set pin direct
Address:	0x13

#### **GPIO\_DIR**

### **GPIO set pin direction**

Address:	0x13
Туре:	R/W
Reset:	0x00
Description:	GPIO set pin direction register.
	Writing '0' sets the corresponding GPIO to input state, and '1' sets it to output state. All bits are '0' on reset.

## GPIO\_ED\_STA

## **GPIO edge detect status**

Address:	0x14
Туре:	R/W
Reset:	0x00
Description:	GPIO edge detect status register. An edge transition has been detected.



Alternate function register

GPIO_RE	Rising edge register
Address:	0x15
Туре:	R/W
Reset:	0x00
Description:	GPIO rising edge detection enable register.
	Setting this bit to '1' would enable the detection of the rising edge transition.
	The detection would be reflected in the GPIO edge detect status register.
GPIO_FE	Falling edge detection enable register
Address:	0x16
Туре:	R/W
Reset:	0x00
Description:	Setting this bit to '1' would enable the detection of the falling edge transition.

Setting this bit to '1' would enable the detection of the falling edge transition. The detection would be reflected in the GPIO edge detect status register.

#### **GPIO\_ALT\_FUNCT**

Address:	0x17
Туре:	R/W
Reset:	0x0F
Description:	Alternate function register. "'0' sets the corresponding pin to function as

touchscreen/ADC, and '1' sets it into GPIO mode.

On power-up reset, all GPIOs are set as input.

### **Power supply**

The STMPE610 GPIO operates from a separate supply pin ( $V_{IO}$ ). This dedicated supply pin provides a level-shifting feature to the STMPE610. The GPIO remains valid until  $V_{IO}$  is removed.

The host system may choose to turn off  $V_{cc}$  supply while keeping  $V_{IO}$  supplied. However it is not allowed to turn off supply to  $V_{IO}$ , while keeping the Vcc supplied.

The touchscreen is always powered by  $V_{\text{IO}}.$  For better resolution and noise immunity,  $V_{\text{IO}}$  above 2.8 V is advised.

#### 12.0.1 Power-up reset (POR)

The STMPE610 is equipped with an internal POR circuit that holds the device in reset state, until the  $V_{IO}$  supply input is valid. The internal POR is tied to the  $V_{IO}$  supply pin.



# 13 Maximum rating

Stressing the device above the ratings listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	4.5	V
V <sub>IO</sub>	GPIO supply voltage	4.5	v
ESD	ESD protection on each GPIO pin (air discharge)	4	kV
Т	Operating temperature	-40 - 85	°C/W
T <sub>STG</sub>	Storage temperature	-65 - 155	°C/W
ТJ	Thermal resistance junction-ambient	96	°C/W

Table 18. Absolute maximum ratings

## 13.1 Recommended operating conditions

	Symbol	Parameter	Test condition	Value		Unit	
	Symbol	Farameter	Test condition	Min	Тур	Max	Ont
	Vcc	I/O supply voltage	Vio >= Vcc	1.65	_	3.6	V
	VIO	Core supply voltage		1.65	Ι	3.6	V
sole	I <sub>CC-active</sub>	Core supply current	Touchscreen controller at 100 Hz sampling V <sub>CC</sub> = 1.8 - 3.3 V	Ι	0.5	1.0	uA
0,02	I <sub>IO-active</sub>	I/O supply current	Touchscreen controller at 100 Hz sampling V <sub>IO</sub> = 1.8 V	Ι	0.8	1.2	mA
	I <sub>IO-active</sub>	I/O supply current	Touchscreen controller at 100 Hz sampling V <sub>IO</sub> = 3.3 V	_	2.0	2.8	mA
	I <sub>CC-</sub> hibernate	Core supply current	Hibernate state, no I2C/SPI activity V <sub>CC</sub> = 1.8 V	_	0.5	1	uA

#### Table 19. Power consumption



$\frac{  _{O} }{  _{O} }   _{O} \sup_{   _{O} = 1.8 - 3.3 \vee}   _{O} = \frac{1}{0.5} \frac{1}{1}   _{A}   _{O} \frac{1}{  _{O} = 1.8 - 3.3 \vee}   _{O} = \frac{1}{1.0} \frac{1}{3.0}   _{A}   _{O} = \frac{1}{1.0} \frac{1}{3.0}   _{A}   _{O} = \frac{1}{3.3 \vee}   _{O} = \frac{1}{3.3 \vee}   _{O} = \frac{1}{1.0} \frac{1}{3.0}   _{A}   _{O} = \frac{1}{3.0}   _{O}$	Symbol	Parameter	Test condition		Value		Unit
$\begin{array}{c c} I_{IO-} \\ hibernate \end{array}  I/O \text{ supply current}  \begin{array}{c c} I2C/SPI \text{ activity} & - & 0.5 & 1 & \mu A \\ \hline V_{IO} = 1.8 - 3.3 \text{ V} & & & \\ \hline Hibernate \text{ state, no} & & \\ I2C/SPI \text{ activity} & - & - & 1.0 & 2.0 & \mu A \\ \end{array}$	Symbol	Parameter	Test condition	Min	Тур	Мах	Unit
hibernate	I <sub>IO-</sub>		I2C/SPI activity	_	0.5	1	μA
obsolete Product(S)	hibernate		I2C/SPL activity	_	1.0	3.0	μΑ
							151

 Table 19.
 Power consumption (continued)



# 14 Electrical specifications

Table 20.DC electrical characteristics (-40 °C to 85 °C, all GPIOs comply to JEDEC standard JESD-8-7)

Symbol	Devemeter	Test condition		Value		Unit
Symbol	Parameter	Test condition	Min	Тур	Max	Unit
V <sub>IL</sub>	Input voltage low state	$V_{IO} = 1.8 - 3.3 V$	-0.3 V	—	0.20 V <sub>IO</sub>	V
V <sub>IH</sub>	Input voltage high state	V <sub>IO</sub> = 1.8 – 3.3 V	0.80 V <sub>IO</sub>	—	V <sub>IO</sub> + 0.3 V	V
V <sub>OL</sub>	Output voltage low state	$V_{IO} = 1.8 \text{ V},$ $I_{OL} = 4 \text{ mA}$	-0.3 V	—	0.15 V <sub>IO</sub>	v
V <sub>OH</sub>	Output voltage high state	$V_{IO} = 3.3 V,$ $I_{OL} = 8 mA$	0.85 V <sub>IO</sub>	_	, ctl	v
V <sub>OL</sub> (I <sup>2</sup> C/SPI)	Output voltage low state	V <sub>CC</sub> = 1.8 V, I <sub>OL</sub> = 4 mA	-0.3 V	00	0.15 V <sub>CC</sub>	V
V <sub>OH</sub> (I <sup>2</sup> C/SPI)	Output voltage high state	V <sub>CC</sub> = 3.3 V, I <sub>OL</sub> = 8 mA	0.85 V <sub>CC</sub>	_	V <sub>CC</sub> +0.3V	V
		20				

#### Table 21. AC electrical characteristics (-40 °C to 85 °C)

	Symbol	Parameter Test condition	Value			Unit	
	Symbol	Farameter	rest condition	Min	Тур	Max	Unit
	CLKI2C <sub>max</sub>	I <sup>2</sup> C maximum SCLK	V <sub>CC</sub> = 1.8 - 3.3 V	400	_	_	kHz
	CLKSPI <sub>max</sub>	SPI maximum clock	V <sub>CC</sub> = 1.8 V	800		_	kHz
	OLIVOI I <sub>max</sub>		V <sub>CC</sub> = 3.3 V	1000	1	_	kHz
	te Pr						
Obsole							



Parameter	Test condition		l locia		
Parameter	Test condition	Min	Тур	Max	Unit
Full-scale input span		0	—	V <sub>ref</sub>	V
Absolute input range		—	_	V <sub>CC</sub> +0.2	V
Input capacitance		_	25	_	pF
Leakage current		_	0.1	_	μA
Resolution		—	12	—	bits
No missing codes		11		-10	bits
Integral linearity error		_	±4	<u>±6</u>	bits
Offset error		—	±5	±7	LSB
Gain error		- <	±14	±18	LSB
Noise	Including internal V <sub>ref</sub>	× ®	70	_	μVrms
Power supply rejection ratio		6-	50	_	dB
Throughput rate	250	_	180	—	ksps

ADC specification (-40 °C to 85 °C) Table 22.

#### Table 23. Switch drivers specification

Parameter	Test condition		Unit		
Falameter	J Test condition	Min	Тур	Max	Onit
ON resistance X+, Y+		—	5.5	_	Ω
ON resistance X-, Y-		_	7.3	_	Ω
Drive current	Duration 100 ms	_	_	50	mA

÷

#### Table 24. Voltage reference specification

	Drive current	Duration 100 ms	—	_	50	mA
26	Table 24. Voltage refere	ence specification				
	Parameter	Test condition		Value		Unit
	Tarameter	lest contaition	Min	Тур	Max	Onit
	Internal reference voltage		2.45	2.50	2.55	V
	Internal reference drift		-	25		Ppm/C
	Output impedance	Internal reference ON	_	300	_	Ω
		Internal reference OFF	_	1	_	GΩ



# 15 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.




Figure 13. Package outline for QFN16 (3 x 3 x 1 mm) - 0.50 mm pitch

1. Drawing not to scale.

57

Symbol		Millimeters	
Symbol	Min	Тур	Мах
A	0.80	0.90	1.00
A1	_	0.02	0.05
A3	_	0.20	_
b	0.18	0.25	0.30
D	_	3.00	_
D2	1.55	1.70	1.80
E	_	3.00	491
E2	1.55	1.70	1.80
е	_	0.50	0
К	_	0.20	_
L	0.30	0.40	0.50
r	0.09	10-	_

 Table 25.
 Package mechanical data for QFN16 (3 x 3 x 1 mm) - 0.50 mm pitch








Table 26.	Footprint dimensions

	Symbol		Millimeters	
	Symbol	Min	Тур	Мах
	А	_	3.8	_
	В	_	3.8	_
	С	_	0.5	
	D	_	0.3	_
	E	_	0.8	-
	F	_	1.5	at S
	G	_	0.35	AUV-
obsole	teprodi		50.	






Figure 15. Carrier tape for QFN16 (3 x 3 x 1 mm) - 0.50 mm pitch







Figure 16. Reel information for QFN16 (3 x 3 x 1 mm) - 0.50 mm pitch





#### Figure 17. Marking specifications



# 16 Revision history

#### Table 27.Document revision history

	Date	Revision	Changes
	07-Apr-2009	1	Initial release.
	23-Sep-2009	2	Removed "Temperature sensor" from <i>Section 1</i> , <i>Figure 1</i> and <i>Figure 8</i> . Updated: In the SYS_CTRL2 register, the 3rd bit is reserved.
	12-Mar-2010	3	Updated: Title of the document and ESD value in <i>Table 18</i> .
	09-Sep-2011	4	Added new section: <i>Section 10.2: Touch detect delay</i> Updated V <sub>CC</sub> parameter description: <i>Table 19</i>
09-Sep-2011 4 Updated V <sub>CC</sub> parameter description: Table 19			



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 15432 Rev 4

